

# IWR6243 Single-Chip 57- to 64-GHz FMCW Transceiver

# 1 Features

- FMCW transceiver
  - Integrated PLL, transmitter, receiver, baseband, and ADC
  - 57- to 64-GHz coverage with 7 GHz available bandwidth
  - Four receive channels
  - Three transmit channels
  - Supports 6-bit phase shifter for TX Beam formina
  - Ultra-accurate chirp engine based on Fractional-N PLL
  - TX power: 12 dBm
  - RX noise figure: 10 dB
  - Phase noise at 1 MHz:
    - –93dBc/Hz
- Built-in calibration and self-test
  - Self-calibrating system across process and temperature
- Host interface
  - Control interface with external processor over SPI or I2C interface
  - Data interface with external processor over MIPI D-PHY, CSI2 v1.1 and LVDS (only for debua)
  - Interrupts for Fault Reporting

- **Functional Safety-Compliant** 
  - Developed for functional safety applications
  - Documentation available to aid IEC 61508 functional safety system design up to SIL 3
  - Hardware integrity up to SIL-2
  - Safety-related certification
    - IEC 61508 certified SIL-2 by TUV SUD
- IWR6243 Advanced features
  - Embedded self-monitoring with limited Host processor involvement
  - Complex baseband architecture
  - Option of cascading multiple devices to increase channel count
  - Embedded interference detection capability
- Power management
  - Built-in LDO Network for enhanced PSRR
  - I/Os support dual voltage 3.3 V/1.8 V
- Clock source
  - Supports externally driven clock (square/sine) at 40 MHz
  - Supports 40 MHz crystal connection with load capacitors
- Easy hardware design
  - 0.65-mm pitch, 161-pin 10.4 mm × 10.4 mm flip chip BGA package for easy assembly and low-cost PCB design
- Small solution size **Operating Condtions:**




Figure 1-1. Radar Sensor for Industrial Applications



# TEXAS INSTRUMENTS www.ti.com

# **2** Applications

- Industrial sensor for measuring range, velocity, and angle
- Building automation
- Displacement sensing
- Gesture recognition
- Robotics
- Traffic monitoring

# **3 Description**

- Proximity and position sensing
- Security and surveillance
- Factory automation safety guards
- People counting
- Motion detection
- Occupancy detection

The IWR6243 is an integrated single-chip FMCW transceiver capable of operation in the 57- to 64-GHz band. This device enables unprecedented levels of integration in an extremely small form factor. IWR6243 is an ideal solution for low power, self-monitored, ultra-accurate radar systems in the industrial space.

IWR6243 is a self-contained FMCW transceiver single-chip solution that simplifies the implementation of Radar sensors. It is built on TI's low-power 45-nm RFCMOS process, which enables a monolithic implementation of a 3TX, 4RX system with built-in PLL and ADC converters. Simple programming model changes can enable a wide variety of sensor implementation (Short, Mid, Long) with the possibility of dynamic reconfiguration for implementing a multimode sensor.


Additionally, the device is provided as a complete platform solution including reference hardware design, software drivers, sample configurations, API guide, and user documentation.

	Device Information	
PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE
IWR6243ABGABL(Tray)	FCBGA (161)	10.4 mm × 10.4mm
IWR6243ABGABLR(Reel)	FCBGA (161)	10.4 mm × 10.4mm

(1) For more information, see Section 13, Mechanical Packaging and Orderable Information.



# 4 Functional Block Diagram



- A. Phase Shift Control:
  - 0° / 180° BPM
  - 0° / 180° BPM and 5.625° resolution control option.
- B. Multi-chip cascading feature is available in this device
- C. Internal temperature sensor accuracy is  $\pm$  7 °C.



# **Table of Contents**

	Features	
2	Applications	2
3	Description	2
4	Functional Block Diagram	3
5	Revision History	4
6	Device Comparison	5
	6.1 Related Products	6
7	Terminal Configuration and Functions	7
	7.1 Pin Diagram	
	7.2 Signal Descriptions	
8	Specifications	
	8.1 Absolute Maximum Ratings	. 15
	8.2 ESD Ratings	. 15
	8.3 Power-On Hours (POH)	
	8.4 Recommended Operating Conditions	
	8.5 Power Supply Specifications	.17
	8.6 Power Consumption Summary	
	8.7 RF Specification	.19
	8.8 Thermal Resistance Characteristics for FCBGA	
	Package [ABL0161]	
	8.9 Timing and Switching Characteristics	. 21
9	Detailed Description	
	9.1 Overview	. 35

9.2 Functional Block Diagram	35
9.3 Subsystems	
9.4 Other Subsystems	
10 Monitoring and Diagnostic Mechanisms	42
11 Applications, Implementation, and Layout	45
11.1 Application Information	45
11.2 Radar Sensor for Industrial Applications	45
11.3 Imaging Radar using Cascade Configuration	46
12 Device and Documentation Support	47
12.1 Device Nomenclature	47
12.2 Documentation Support	49
12.3 Support Resources	49
12.4 Trademarks	49
12.5 Electrostatic Discharge Caution	49
12.6 Export Control Notice	49
12.7 Glossary	49
13 Mechanical, Packaging, and Orderable	
Information	50
13.1 Packaging Information	50
Package Option Addendum	51
13.2 Tape and Reel Information	52
Tray Information	53
Mechanical Data	55

# **5 Revision History**

DATE	REVISION	NOTES
June 2022	*	Initial Release
November 2022	A	Revision



# 6 Device Comparison

					ompanson			
FUNCTION		IWR6243 <sup>(6)</sup>	IWR6843AOP	IWR6843	IWR6443	IWR1843	IWR1642	IWR1443
Antenna on	n Package (AOP)	—	Yes	—	—	—	—	—
Number of	receivers	4	4	4	4	4	4	4
Number of	transmitters	3 <sup>(1)</sup>	3 <sup>(1)</sup>	3 <sup>(1)</sup>	3 <sup>(1)</sup>	3 <sup>(1)</sup>	2	3
RF frequen	cy range	57 to 64 GHz	60 to 64 GHz	60 to 64 GHz	60 to 64 GHz	76 to 81 GHz	76 to 81 GHz	76 to 81 GHz
On-chip me	emory	—	1.75MB	1.75MB	1.4MB	2MB	1.5MB	576KB
Max I/F (Int	termediate Frequency) (MHz)	20	10	10	10	10	5	15
Max real sa	ampling rate (Msps)	45	25	25	25	25	12.5	37.5
Max comple	ex sampling rate (Msps)	22.5	12.5	12.5	12.5	12.5	6.25	18.75
Processor	s							
MCU (R4F)	)	—	Yes	Yes	Yes	Yes	Yes	Yes
DSP (C674	x)	—	Yes	Yes	—	Yes	Yes	—
Peripheral	s							
Serial Perip	oheral Interface (SPI) ports	1	2	2	2	2	2	1
Quad Seria	I Peripheral Interface (QSPI)	(5)	Yes	Yes	Yes	Yes	Yes	Yes
Inter-Integra	ated Circuit (I <sup>2</sup> C) interface	1	1	1	1	1	1	1
Controller A interface	Area Network (DCAN)	—	_	—	_	Yes	Yes	Yes
Controller A interface	Area Network (CAN-FD)	—	Yes	Yes	Yes	Yes	_	_
Trace		_	Yes	Yes	Yes	Yes	Yes	_
PWM		—	Yes	Yes	Yes	Yes	Yes	_
Hardware I	n Loop (HIL/DMM)	_	Yes	Yes	Yes	Yes	Yes	_
GPADC		Yes	Yes	Yes	Yes	Yes	Yes	Yes
LVDS/Debu	Jg <sup>(2)</sup>	Yes	Yes	Yes	Yes	Yes	Yes	Yes
CSI2		Yes	_	_	_	—	_	Yes
Hardware accelerator		—	Yes	Yes	Yes	Yes	—	Yes
1-V bypass mode		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Cascade (20-GHz sync) Yes		Yes			_	_	_	_
JTAG(3)		(3)	Yes	Yes	Yes	Yes	Yes	Yes
Product status	Product Preview (PP), Advance Information (AI), or Production Data (PD)	PD <sup>(4)</sup>	PD <sup>(4)</sup>	PD <sup>(4)</sup>	PD <sup>(4)</sup>	PD <sup>(4)</sup>	PD <sup>(4)</sup>	PD <sup>(4)</sup>

**Table 6-1. Device Features Comparison** 

(1) 3 Tx Simultaneous operation is supported only with 1-V LDO bypass and PA LDO disable mode. In this mode, the 1-V supply needs to be fed on the VOUT PA pin.

(2) LVDS Interface is not a production Interface and is only used for debug.

(3) JTAG is used for Boundary SCAN purposes.

(4) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty.

(5) QSPI interface is only used for development and is not supported in production

(6) Developed for Functional Safety applications, the device supports hardware integrity upto SIL-2. Refer to the related documentation for more details.



# 6.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

mmWaveTI's mmWave sensors rapidly and accurately sense range, angle and velocity with less<br/>power using the smallest footprint mmWave sensor portfolio for automotive applications.

IndustrialTI's industrial mmWave sensors are highly integrated and built on RFCMOS technology.mmWaveThese devices have a very small-form factor, low power consumption, and are highlySensorsaccurate. TI's scalable sensor portfolio enables design and development of Industrial system<br/>solution for every performance, application and sensor configuration requiring long range to<br/>ultra short range.



# 7 Terminal Configuration and Functions

# 7.1 Pin Diagram

Figure 7-1 shows the pin locations for the 161-pin FCBGA package. Figure 7-2, Figure 7-3, Figure 7-4, and Figure 7-5 show the same pins, but split into four quadrants.





Figure 7-1. Pin Diagram












Figure 7-4. Bottom Left Quadrant






Figure 7-5. Bottom Right Quadrant



# 7.2 Signal Descriptions

 Table 7-1 lists the pins by function and describes that function.

Note

All IO pins of the device (except NERROR IN, NERROR\_OUT, and WARM\_RESET) are non-failsafe; hence, care needs to be taken that they are not driven externally without the VIO supply being present to the device.

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION	
	TX1	B4	0		Single-ended transmitter1 o/p	
Transmitters	TX2	B6	0	_	Single-ended transmitter2 o/p	
	TX3	B8	0	—	Single-ended transmitter3 o/p	
	RX1	M2	I	—	Single-ended receiver1 i/p	
Receivers	RX2	K2	I	_	Single-ended receiver2 i/p	
Receivers	RX3	H2	I	_	Single-ended receiver3 i/p	
	RX4	F2	I	_	Single-ended receiver4 i/p	
	CSI2_TXP[0]	G15	0	—	Differential data Out – Lane 0 (for CSI and LVDS	
	CSI2_TXM[0]	G14	0	_	debug interface)	
	CSI2_CLKP	J15	0	_	Differential clock Out (for CSI and LVDS debug	
	CSI2_CLKM	J14	0		interface)	
	CSI2_TXP[1]	H15	0	_	Differential data Out – Lane 1 (for CSI and LVDS	
	CSI2_TXM[1]	H14	0	_	debug interface)	
CSI2 TX	CSI2_TXP[2]	K15	0	_	Differential data Out – Lane 2 (for CSI and LVDS	
0.512 1 X	CSI2_TXM[2]	K14	0	_	debug interface)	
	CSI2_TXP[3]	L15	0		Differential data Out – Lane 3 (for CSI and LVDS	
	CSI2_TXM[3]	L14	0	_	debug interface)	
	HS_DEBUG1_P	M15	0	—	Differential debug port 1 (for LVDS debug interface)	
	HS_DEBUG1_M	M14	0	_		
	HS_DEBUG2_P	N15	0	—	Differential debug port 2 (for LVDS debug interface)	
	HS_DEBUG2_M	N14	0	_	- Differential debug port 2 (for LVDS debug interface)	
Chip-to-chip	FM_CW_CLKOUT	B15	0		20-GHz single-ended output. Modulated waveform	
cascading	FM_CW_SYNCOUT	D1		—	20-Griz single-ended output. Modulated wavelorm	
synchronization	FM_CW_SYNCIN1	B1			20-GHz single-ended input. Only one of these pins	
signals	FM_CW_SYNCIN2	D15		—	should be used. Multiple instances for layout flexibility.	
Reference clock	OSC_CLKOUT	A14	0	—	Reference clock output from clocking subsystem after cleanup PLL. Can be used by secondary chip in multichip cascading	
System	SYNC_OUT	P11	0	Pull Down	Low-frequency frame synchronization signal output. Can be used by secondary chip in multichip cascading	
synchronization	SYNC_IN	N10	I	Pull Down	Low-frequency frame synchronization signal input. This signal could also be used as a hardware trigger for frame start	

# Table 7-1. Signal Descriptions



### Table 7-1. Signal Descriptions (continued)

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION
SPI control	SPI_CS_1	R7	I	Pull Up	SPI chip select
interface from	SPI_CLK_1	R9	I	Pull Down	SPI clock
external MCU (default	MOSI_1	R8	I	Pull Up	SPI data input
peripheral	MISO_1	P5	0	Pull Up	SPI data output
mode)	SPI_HOST_INTR_1	P6	0	Pull Down	SPI interrupt to host
Reserved	RESERVED	R4, R5		_	Reserved. For debug purposes, it is recommended to have test points on these pins.
Reset	NRESET	P12	I	_	Power on reset for chip. Active low. The NRESET needs to be pulled low for a minimum of 20 µsec to ensure proper device reset.
Reset	WARM_RESET	N12	0	Open Drain	Open-drain fail-safe warm reset signal. Can be used as a status signal that the device is going through reset.
	SOP2	P13	I	—	The SOP pins are driven externally (weak drive) and
	SOP1	P11	I	—	the device senses the state of these pins during bootup to decide the bootup mode. After boot the
Sense on Power	SOP0	J13	I	_	same pins have other functionality. [SOP2 SOP1 SOP0] = [0 0 1] -> Functional SPI mode [SOP2 SOP1 SOP0] = [1 0 1] -> Flashing mode [SOP2 SOP1 SOP0] = [0 1 1] -> debug mode [SOP2 SOP1 SOP0] = [1 1 1] -> Functional I2C mode
Safety	NERROR_OUT	N8	0	Open Drain	Open-drain fail-safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.
Galety	NERROR_IN	P7	I	Open Drain	Fail-safe input to the device. Error output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by firmware
	TMS	L13	I	Pull Up	JTAG port for TI internal development.
JTAG	ТСК	M13	Ι	Pull Down	For debug purposes, it is recommended to have test points on these pins.
	TDI	H13	I	Pull Up	These ports will also be used for Boundary SCAN
	TDO	J13	0	_	purposes.
Reference	CLKP	E14	I	_	In XTAL mode: Input for reference crystal In External clock mode: Single ended input reference clock port
oscillator	CLKM	F14	0	_	In XTAL mode: Feedback drive for the reference crystal In External clock mode: Connect this port to ground
Band-gap voltage	VBGAP	B10	0	_	



		Table 7-1.	Signa	I Descriptions (	continued)
FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION
	VDDIN	F13,N11,P15 ,R6	POW	_	1.2-V digital power supply
	VIN_SRAM	R14	POW		1.2-V power rail for internal SRAM
	VNWA	P14	POW		1.2-V power rail for SRAM array back bias
	VIOIN	R13	POW	_	I/O supply (3.3-V or 1.8-V): All CMOS I/Os would operate on this supply.
	VIOIN_18	K13	POW		1.8-V supply for CMOS IO
	VIN_18CLK	B11	POW		1.8-V supply for clock module
	VIOIN_18DIFF	D13	POW		1.8-V supply for CSI2 port
	Reserved	G13	POW		No connect
	VIN_13RF1	G5,J5,H5	POW		1.3-V Analog and RF supply,VIN 13RF1 and
	VIN_13RF2	C2,D2	POW		VIN_13RF2 could be shorted on the board
	VIN_18BB	K5,F5	POW	_	1.8-V Analog baseband power supply
	VIN_18VCO	B12	POW	_	1.8-V RF VCO supply
Power supply	VSS	E5,E6,E8,E1 0,E11,F9,F11 ,G6,G7,G8,G 10,H7,H9,H1 1,J6,J7,J8,J1 0,K7,K8,K9, K10,K11,L5, L6,L8,L10,R 15	GND	_	Digital ground
	VSSA	A1,A3,A5,A7 ,A9,A15,B3, B5,B7,B9,B1 3,B14,C1,C3 ,C4,C5,C6,C 7,C8,C9,C15 ,E1,E2,E3,E 13,E15,F3,G 1,G2,G3,H3, J1,J2,J3,K3, L1,L2,L3, M3,N1,N2,N 3,R1	GND		Analog ground
	VOUT_14APLL	A10	0		
	VOUT_14SYNTH	A13	0	_	
Internal LDO output/inputs	VOUT_PA	A2,B2	Ю	_	When internal PA LDO is used this pin provides the output voltage of the LDO. When the internal PA LDO is bypassed and disabled 1V supply should be fed on this pin. This is mandatory in 3TX simultaneous use case.
	PMIC_CLK_OUT	P13	0	_	Dithered clock input to PMIC
External clock out	MCU_CLK_OUT	N9	0	_	Programmable clock given out to external MCU or the processor
		1		1	



### Table 7-1. Signal Descriptions (continued)

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION
	GPIO[0]	N4	10	Pull Down	General-purpose IOs. These pins are also used to set
	GPIO[1]	N7	10	Pull Down	the I2C address incase of functional I2C mode.
General- purpose I/Os	GPIO[2]	N13	ю	Pull Down	GPIO[2:0] -> 0x000 -> I2C address 0x28 GPIO[2:0] -> 0x001 -> I2C address 0x29 GPIO[2:0] -> 0x111 -> I2C address 0x2F It is recommended that the GPIO[0] signal is
					connected to the host processor digital pin for debug. For proper operations, the host processor needs to be able to drive a pulse on this pin.
I2C interface	I2C_SDA	R3	10	Open Drain	I2C data
from external MCU (Target mode)	I2C_SCL	P4	I	Open Drain	I2C clock The host interface of I2C is selected by booting the device in SOP mode 7 [111]. The I2C address is selected using the GPIO[2:0] pins.
	QSPI_CS	P8	0	Pull Up	Chip-select output from the device. Device is a controller connected to serial flash peripheral.
QSPI for Serial	QSPI_CLK	R10	0	Pull Down	Clock output from the device. Device is a controller connected to serial flash peripheral.
Flash	QSPI[0]	R11	10	Pull Down	Data IN/OUT
	QSPI[1]	P9	10	Pull Down	Data IN/OUT
	QSPI[2]	R12	10	Pull Up	Data IN/OUT
	QSPI[3]	P10	10	Pull Up	Data IN/OUT
Flash	RS232_TX	N6	0	Pull Down	UART pins for programming external flash
programming and RS232 UART	RS232_RX	N5	I	Pull Up	For debug purposes, it is recommended to have test points on these pins.
	Analog Test1 / ADC1	P1	10	_	ADC channel 1 <sup>(2)</sup>
GPADC GPADC General	Analog Test2 / ADC2	P2	10	_	ADC channel 2 <sup>(2)</sup>
purpose ADC	Analog Test3 / ADC3	P3	10	_	ADC channel 3 <sup>(2)</sup>
inputs for	Analog Test4 / ADC4	R2	10	_	ADC channel 4 <sup>(2)</sup>
external voltage monitoring	ANAMUX / ADC5	C13	10	_	ADC channel 5 <sup>(2)</sup>
, J	VSENSE / ADC6	C14	10		ADC channel 6 <sup>(2)</sup>

(1) Status of PULL structures associated with the IO after device POWER UP.

(2) For details, see Section 9.4.2



# **8 Specifications**

# 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

	PARAMETERS	MIN	MAX	UNIT
VDDIN	1.2 V digital power supply	-0.5	1.4	V
VIN_SRAM	1.2 V power rail for internal SRAM	-0.5	1.4	V
VNWA	1.2 V power rail for SRAM array back bias	-0.5	1.4	V
VIOIN	I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply.	-0.5	3.8	V
VIOIN_18	1.8 V supply for CMOS IO	-0.5	2	V
VIN_18CLK	1.8 V supply for clock module	-0.5	2	V
VIOIN_18DIFF	1.8 V supply for CSI2 port	-0.5	2	V
VIN_13RF1	1.3 V Analog and RF supply, VIN 13RF1 and VIN 13RF2 could	0.5	4.45	
VIN_13RF2	be shorted on the board.	-0.5	1.45	V
VIN_13RF1 VIN_13RF2	1-V Internal LDO bypass mode. Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In this configuration, the internal LDO of the device would be kept bypassed.	-0.5	1.4	V
VIN_18BB	1.8-V Analog baseband power supply	-0.5	2	V
VIN_18VCO supply	1.8-V RF VCO supply	-0.5	2	V
RX1-4	Externally applied power on RF inputs		10	dBm
TX1-4	Externally applied power on RF outputs <sup>(3)</sup>		10	dBm
leaved and a strend	Dual-voltage LVCMOS inputs, 3.3 V or 1.8 V (Steady State)	–0.3V	VIOIN + 0.3	
Input and output voltage range	Dual-voltage LVCMOS inputs, operated at 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input		OIN + 20% up to 6 of signal period	V
CLKP, CLKM	Input ports for reference crystal	-0.5	2	V
Clamp current	Input or Output Voltages 0.3 V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.	-20	20	mA
TJ	Operating junction temperature range	-40	105	°C
T <sub>STG</sub>	Storage temperature range after soldered onto PC board	-55	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to  $V_{SS}$ , unless otherwise noted.

(3) This value is for an externally applied signal level on the TX. Additionally, a reflection coefficient up to Gamma= 1 can be applied on the TX output.

# 8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM) <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Lieurostario discriarye	Charged-device model (CDM) <sup>(2)</sup>	±250	V

(1) ANSI/ESDA/JEDEC JS-001 specification.

(2) ANSI/ESDA/JEDEC JS-002 specification.



# 8.3 Power-On Hours (POH)

JUNCTION TEMPERATURE (T <sub>j</sub> )	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS) <sup>(1)</sup>
105°C	50% RF Duty Cycle	1.2	100,000

(1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

# 8.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
VDDIN	1.2 V digital power supply	1.14	1.2	1.32	V	
VIN_SRAM	1.2 V power rail for internal SRAM	1.14	1.2	1.32	V	
VNWA	1.2 V power rail for SRAM array back bias	1.14	1.2	1.32	V	
VIOIN	I/O supply (3.3 V or 1.8 V):	3.135	3.3	3.465	V	
VIOIN	All CMOS I/Os would operate on this supply.	1.71	1.8	1.8 1.89	v	
VIOIN_18	1.8 V supply for CMOS IO	1.71	1.8	1.9	V	
VIN_18CLK	1.8 V supply for clock module	1.71	1.8	1.9	V	
VIOIN_18DIFF	1.8 V supply for CSI2 port	1.71	1.8	1.9	V	
VIN_13RF1	1.3 V Analog and RF supply. VIN_13RF1 and VIN_13RF2	1.00	1.0	1.00	V	
VIN_13RF2	could be shorted on the board	1.23	1.3	1.36	v	
VIN_13RF1 (1-V Internal LDO bypass mode)		0.95	1	1.05	V	
VIN_13RF2 (1-V Internal LDO bypass mode)		0.95	T	1.05	V	
VIN18BB	1.8-V Analog baseband power supply	1.71	1.8	1.9	V	
VIN_18VCO	1.8V RF VCO supply	1.71	1.8	1.9	V	
\ <i>\</i>	Voltage Input High (1.8 V mode)	1.17				
V <sub>IH</sub>	Voltage Input High (3.3 V mode)	2.25			V	
N/	Voltage Input Low (1.8 V mode)			0.3*VIOIN	N	
V <sub>IL</sub>	Voltage Input Low (3.3 V mode)			0.62 V		
V <sub>OH</sub>	High-level output threshold (I <sub>OH</sub> = 6 mA)	VIOIN - 450			mV	
V <sub>OL</sub>	Low-level output threshold (I <sub>OL</sub> = 6 mA)			450	mV	
NRESET SOP[2:0]	V <sub>IL</sub> (1.8V Mode)			0.45		
	V <sub>IH</sub> (1.8V Mode)	0.96			V	
	V <sub>IL</sub> (3.3V Mode)			0.65		
	V <sub>IH</sub> (3.3V Mode)	1.57				
TJ	Operating junction temperature range	-40		105	°C	



# 8.5 Power Supply Specifications

Table 8-1 describes the four rails from an external power supply block of the IWR6243 device.

SUPPLY DEVICE BLOCKS POWERED FROM THE SUPPLY		RELEVANT IOS IN THE DEVICE
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, CSI2	Input: VIN_18VCO, VIN18CLK, VIN_18BB, VIOIN_18DIFF, VIOIN_18IO LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.3 V (or 1 V in internal LDO bypass mode) <sup>(1)</sup>	Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution	Input: VIN_13RF2, VIN_13RF1 LDO Output: VOUT_PA
3.3 V (or 1.8 V for 1.8 V I/O mode)	Digital I/Os	Input VIOIN
1.2 V	Core Digital and SRAMs	Input: VDDIN, VIN_SRAM

#### **Table 8-1. Power Supply Rails Characteristics**

(1) Three simultaneous transmitter operation is supported only in 1-V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin.

The 1.3V (1.0V) and 1.8V power supply ripple specifications mentioned in Table 8-2 are defined to meet a target spur level of -105dBc (RF Pin = -15dBm) at the RX. The spur and ripple levels have a dB to dB relationship, for example, a 1dB increase in supply ripple leads to a  $\sim$ 1dB increase in spur level. Values quoted are rms levels for a sinusoidal input applied at the specified frequency.

RF RAIL VCO/IF RAIL					
	RF RAIL	RF RAIL			
FREQUENCY (kHz)	1.0 V (INTERNAL LDO BYPASS) (μV <sub>RMS</sub> )	1.3 V (μV <sub>RMS</sub> )	1.8 V (μV <sub>RMS</sub> )		
137.5	7	648	83		
275	5	76	21		
550	3	22	11		
1100	2	4	6		
2200	11	82	13		
4400	13	93	19		
6600	22	117	29		

### Table 8-2. Ripple Specifications



# 8.6 Power Consumption Summary

Table 8-3 and Table 8-4 summarize the power consumption at the power terminals.

# Table 8-3. Maximum Current Ratings at Power Terminals

PARAMETER <sup>(2)</sup>	SUPPLY NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
	VDDIN, VIN_SRAM, VNWA	Total current drawn by all nodes driven by 1.2V rail			850	
Current consumption	VIN_13RF1, VIN_13RF2	Total current drawn by all nodes driven by 1.3V (or 1V in LDO Bypass mode) rail when 3 transmitters are used (1)		2500 m	mA	
	VIOIN_18, VIN_18CLK, VIOIN_18DIFF, VIN_18BB, VIN_18VCO	Total current drawn by all nodes driven by 1.8V rail			850	
	VIOIN	Total current drawn by all nodes driven by 3.3V rail <sup>(3)</sup>			50	

(1) Three transmitters can simultaneously be deployed in the device with 1V / LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin. For a 2Tx use case, the peak 1V supply current goes up to 2000 mA.

(2) The specified current values are at typical supply voltage level.

(3) The exact VIOIN current depends on the peripherals used and their frequency of operation.

#### Table 8-4. Average Power Consumption at Power Terminals

PARAMETER	R CONDITION		DESCRIPTION	MIN	TYP MAX	
Average power consumption in single chip mode.		1TX, 4RX	The frame is set to 50% duty cycle.		1.41	
	1.0-V internal LDO bypass mode	2TX, 4RX	4lane CSI interface is enabled at		1.52	W
		3TX, 4RX	600Mbps for ADC data transfer		1.65	
Average power consumption in cascade mode for primary sensor.	1.0-V internal LDO bypass mode	3TX, 4RX	The frame is set to 50% duty cycle. 4lane CSI interface is enabled at 600Mbps for ADC data transfer		1.71	W
Average power consumption in cascade mode for secondary sensor.	1.0-V internal LDO bypass mode	3TX, 4RX	The frame is set to 50% duty cycle. 4lane CSI interface is enabled at 600Mbps for ADC data transfer		1.62	w



# 8.7 RF Specification

	PARAMETER	MIN	ТҮР	MAX	UNIT
	Noise figure		10		dB
	1-dB compression point (Out Of Band) <sup>(1)</sup>		-12		dBm
	Conversion gain at 48db gain setting		47		dB
	Gain range		18		dB
	Gain step size		2		dB
Receiver	IF bandwidth <sup>(2)</sup>			20	MHz
	ADC sampling rate (Real/ PseudoReal/ Complex 2x)			45	Msps
	ADC sampling rate (Complex 1x)			22.5	Msps
	ADC resolution		12		Bits
	Idle Channel Spurs		-95		dBFS
	Output power		11.7		dBm
Transmitter	Phase shifter accuracy	-11.25		+16.875	0
	Power backoff range		26		dB
	Frequency range	57		64	GHz
Clock subsystem	Ramp rate			250	MHz/µs
	Phase noise at 1-MHz offset		-93		dBc/Hz
	Frequency range	19		21.33	GHz
20 GHz SYNC OUT	Output power at the pin		7.5		dBm
signal (FM_CW_CLKOUT and FM_CW_SYNCOUT)	Return loss		-8		dB
/	Impedance		50		Ω
	Frequency range	19		21.33	GHz
20 GHz SYNC IN signal	Input power at the pin	-3		3(3)	dBm
(FM_CW_SYNCIN)	Return loss		-8		dB
	Impedance		50		Ω

over recommended operating conditions and with run time calibrations enabled (unless otherwise noted)

(1) 1-dB Compression Point (Out Of Band) is measured by feeding a continuous wave tone below the lowest HPF cut-off frequency (10 kHz).

(2) The analog IF stages include high-pass filtering, with two independently configurable first-order high-pass corner frequencies. The set of available HPF corners is summarized as follows:

Available HPF Corner Frequencies (kHz)

175,235,350,700 350, 700, 1400, 2800

The filtering performed by the digital baseband chain is targeted to provide:

- Less than ±0.5 dB pass-band ripple/droop, and
- Better than 60 dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.

(3) The device can tolerate upto 6dBm at temperatures below 70°C  $T_J$ .

Figure 8-1 shows variations of noise figure and in-band P1dB parameters with respect to receiver gain programmed.






Figure 8-1. Noise Figure, In-band P1dB vs Receiver Gain

# 8.8 Thermal Resistance Characteristics for FCBGA Package [ABL0161]

THERMAL METRICS <sup>(1)</sup>		°C/W <sup>(2)</sup> (3)
RØ <sub>JC</sub>	Junction-to-case	5
RØ <sub>JB</sub>	Junction-to-board	5.9
RO <sub>JA</sub>	Junction-to-free air	21.6
RO <sub>JMA</sub>	Junction-to-moving air	15.3 <sup>(4)</sup>
Psi <sub>JT</sub>	Junction-to-package top	0.69
Psi <sub>JB</sub>	Junction-to-board	5.8

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(2) °C/W = degrees Celsius per watt.

(3) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

• JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)

• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

(4) Air flow = 1 m/s



# 8.9 Timing and Switching Characteristics

# 8.9.1 Power Supply Sequencing and Reset Timing

The device expects all external voltage rails and SOP lines to be stable before reset is deasserted. Figure 8-2 describes the device wake-up sequence.




Figure 8-2. Device Wake-up Sequence


# 8.9.2 Synchronized Frame Triggering

The IWR6243 device supports a hardware based mechanism to trigger radar frames. An external host can pulse the SYNC\_IN signal to start radar frames. The typical time difference between the rising edge of the external pulse and the frame transmission on air (Tlag) is about 160 ns. There is also an additional programmable delay that the user can set to control the frame start time.

The periodicity of the external SYNC\_IN pulse should be always greater than the programmed frame periodicity in the frame configurations in all instances.

IWR6243 SWRS283A – JUNE 2022 – REVISED NOVEMBER 2022





# Figure 8-3. Sync In Hardware Trigger

# Table 8-5. Frame Trigger Timing

PARAMETER	DESCRIPTION	MIN	МАХ	UNIT
T <sub>active_frame</sub>	Active frame duration	User defined		ns
T <sub>pulse</sub>		25	4000	115



## 8.9.3 Input Clocks and Oscillators

## 8.9.3.1 Clock Specifications

An external crystal is connected to the device pins. Figure 8-4 shows the crystal implementation.




Figure 8-4. Crystal Implementation

#### Note

The load capacitors,  $C_{f1}$  and  $C_{f2}$  in Figure 8-4, should be chosen such that Equation 1 is satisfied.  $C_L$  in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.Note that Cf1 and Cf2 include the parasitic capacitances due to PCB routing.

$$C_{L} = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_{P}$$

(1)

Table 8-6 lists the electrical characteristics of the clock crystal.

Table 8-6. Crystal Electrical Characteristics (Oscill	ator Mode)
---	------------

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f <sub>P</sub>	Parallel resonance crystal frequency		40		MHz
CL	Crystal load capacitance	5	8	12	pF
ESR	Crystal ESR			50	Ω
Temperature range	Expected temperature range of operation	-40		125	°C
Frequency tolerance	Crystal frequency tolerance <sup>(1)</sup> <sup>(2)</sup>	-200		200	ppm
Drive level			50	200	μW

(1) The crystal manufacturer's specification must satisfy this requirement.

(2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40-MHz clock is fed externally. Table 8-7 lists the electrical characteristics of the external clock signal.



DADAM	ETED	SPEC	IFICATION		UNIT
PARAM	EIER	MIN	TYP	MAX	UNIT
	Frequency		40		MHz
	AC-Amplitude	700		1200	mV (pp)
	DC-t <sub>rise/fall</sub>			10	ns
Input Clock:	Phase Noise at 1 kHz			-132	dBc/Hz
External AC-coupled sine wave or DC- coupled square wave	Phase Noise at 10 kHz			-143	dBc/Hz
Phase Noise referred to 40 MHz	Phase Noise at 100 kHz			-152	dBc/Hz
	Phase Noise at 1 MHz			-153	dBc/Hz
	Duty Cycle	35		65	%
	Freq Tolerance	-50		50	ppm
	Phase Noise at 10 kHz			-127	dBc/Hz
Input clock requirements for Secondary	Phase Noise at 100 kHz			-137	dBc/Hz
device in cascade mode (assuming the 20Ghz clock is provided from the	Phase Noise at 1 MHz			-147	dBc/Hz
Primary device in cascade)	Period jitter @40Mhz			1.75	ps rms
	Spur levels (sum of all spurs)			-52	dBc

# Table 8-7. External Clock Mode Specifications



### 8.9.4 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

#### 8.9.4.1 Peripheral Description

The SPI uses a MibSPI Protocol by TI.

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream to be shifted into and out of the device at a programmed bit-transfer rate. The MibSPI/SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Section 8.9.4.1.2 and Section 8.9.4.1.3 assume the operating conditions stated in Section 8.9.4.1.1, Section 8.9.4.1.2, Section 8.9.4.1.3, and Figure 8-5 describe the timing and switching characteristics of the MibSPI.

#### 8.9.4.1.1 SPI Timing Conditions

		MIN	TYP MAX	UNIT	
Input Conditions					
t <sub>R</sub>	Input rise time	1	3	ns	
t <sub>F</sub>	Input fall time	1	3	ns	
Output Cor	Output Conditions				
C <sub>LOAD</sub>	Output load capacitance	2	15	pF	

#### 8.9.4.1.2 SPI Peripheral Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output)

NO.		PARAMETER	MIN	TYP MAX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPICLK	25		ns
2	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high	10		ns
3	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low	10		ns
4	t <sub>d(SPCL-SOMI)S</sub>	Delay time, SPISOMI valid after SPICLK low		10	ns
5	t <sub>h(SPCL-SOMI)S</sub>	Hold time, SPISOMI data valid after SPICLK low	2		ns

#### 8.9.4.1.3 SPI Peripheral Mode Timing Requirements (SPICLK = input, SPISIMO = input, and SPISOMI = output)

NO.		MIN	TYP	MAX	UNIT
6	t <sub>su(SIMO-SPCH)S</sub> Setup time, SPISIMO before SPICLK high	3			ns
7	t <sub>h(SPCH-SIMO)s</sub> Hold time, SPISIMO data valid after SPICLK high	1			ns






Figure 8-5. SPI Peripheral Mode External Timing



### 8.9.4.2 Typical Interface Protocol Diagram (Peripheral Mode)

- 1. Host should ensure that there is a delay of at least two SPI clocks between CS going low and start of SPI clock.
- 2. Host should ensure that CS is toggled for every 16 bits of transfer through SPI.

Figure 8-6 shows the SPI communication timing of the typical interface protocol.




Figure 8-6. SPI Communication



# 8.9.5 Inter-Integrated Circuit Interface (I2C)

The inter-integrated circuit (I2C) module is a multicontroller communication module providing an interface between devices compliant with Philips Semiconductor I2C-bus specification version 2.1 and connected by an I<sup>2</sup>C-bus<sup>™</sup>. This module will support any target or controller I2C compatible device.

The I2C has the following features:

- Compliance to the Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
  - Bit/Byte format transfer
  - 7-bit and 10-bit device addressing modes
  - General call
  - START byte
  - Multi-controller transmitter/ target receiver mode
  - Multi-controller receiver/ target transmitter mode
  - Combined controller transmit/receive and receive/transmit mode
  - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode

## Note

This I2C module does not support:

- High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the target address second byte every time it sends the target address first byte)




### 8.9.5.1 I2C Timing Requirements

(1)		STANDARD	STANDARD MODE		FAST MODE	
		MIN	MAX	MIN	MAX	UNIT
t <sub>c(SCL)</sub>	Cycle time, SCL	10		2.5		μs
$t_{su(SCLH-SDAL)}$	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μs
$t_{h(SCLL-SDAL)}$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μs
t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		1.3		μs
t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		0.6		μs
t <sub>su(SDA-SCLH)</sub>	Setup time, SDA valid before SCL high	250		100		μs
t <sub>h(SCLL-SDA)</sub>	Hold time, SDA valid after SCL low	0	3.45 <sup>(1)</sup>	0	0.9	μs
t <sub>w(SDAH)</sub>	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μs
t <sub>su(SCLH-SDAH)</sub>	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μs
t <sub>w(SP)</sub>	Pulse duration, spike (must be suppressed)			0	50	ns
C <sub>b</sub> <sup>(2) (3)</sup>	Capacitive load for each bus line		400		400	pF

(1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

(2) The maximum th(SDA-SCLL) for I2C bus devices has only to be met if the device does not stretch the low period (tw(SCLL)) of the SCL signal.

(3)  $C_b = total$  capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.





#### Note

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum th(SDA-SCLL) has only to be met if the device does not stretch the LOW period (tw(SCLL)) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t<sub>su(SDA-SCLH)</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + t<sub>su(SDA-SCLH)</sub>.



# 8.9.6 LVDS Interface Configuration

The device supports seven differential LVDS IOs/Lanes to support debug where raw ADC data could be extracted. The lane configuration supported is four Data lanes (LVDS\_TXP/M), one Bit Clock lane (LVDS\_CLKP/M) one Frame clock lane (LVDS\_FRCLKP/M). The LVDS interface supports the following data rates:

- 900 Mbps (450 MHz DDR Clock)
- 600 Mbps (300 MHz DDR Clock)
- 450 Mbps (225 MHz DDR Clock)
- 400 Mbps (200 MHz DDR Clock)
- 300 Mbps (150 MHz DDR Clock)
- 225 Mbps (112.5 MHz DDR Clock)
- 150 Mbps (75 MHz DDR Clock)

Note that the bit clock is in DDR format and hence the numbers of toggles in the clock is equivalent to data.




Figure 8-8. LVDS Interface Lane Configuration And Relative Timings




Figure 8-9. Timing Parameters



# Table 8-8. LVDS Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Duty Cycle Requirements	max 1 pF lumped capacitive load on LVDS lanes	48%		52%	
Output Differential Voltage	peak-to-peak single-ended with 100 $\Omega$ resistive load between differential pairs	250		450	mV
Output Offset Voltage		1125		1275	mV
Trise and Tfall	20%-80%, 900 Mbps		330		ps
Jitter (pk-pk)	900 Mbps		80		ps



# 8.9.7 General-Purpose Input/Output

Section 8.9.7.1 lists the switching characteristics of output timing relative to load capacitance.

# 8.9.7.1 Switching Characteristics for Output Timing versus Load Capacitance (CL)

Parameter <sup>(1) (2)</sup>		Test Conditions		VIOIN = 1.8V	VIOIN = 3.3V	UNIT
tr	Max rise time		C <sub>L</sub> = 20 pF	2.8	3.0	
			C <sub>L</sub> = 50 pF	6.4	6.9	ns
			C <sub>L</sub> = 75 pF	9.4	10.2	
	Max fall time	<ul> <li>Slew control = 0</li> </ul>	C <sub>L</sub> = 20 pF	2.8	2.8	
t <sub>f</sub>			C <sub>L</sub> = 50 pF	6.4	6.6	ns
			C <sub>L</sub> = 75 pF	9.4	9.8	

(1) Slew control, which is configured by PADxx\_CFG\_REG, changes behavior of the output driver (faster or slower output slew rate).

(2) The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.




# 8.9.8 Camera Serial Interface (CSI2)

The CSI2 is a MIPI D-PHY compliant interface for connecting this device to a camera receiver module. This interface is made of four differential lanes; each lane is configurable for carrying data or clock. The polarity of each wire of a lane is also configurable. Section 8.9.8.1, Figure 8-10, Figure 8-11, and Figure 8-12 describe the clock and data timing of the CSI. The clock is always ON once the CSI2 IP is enabled. Hence it remains in HS mode.

### 8.9.8.1 CSI2 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	TYP MAX	UNIT
HPTX			1		
HSTX <sub>DBR</sub>	Data bit rate	(1/2/4 data lane PHY)	150	600	Mbps
f <sub>CLK</sub>	DDR clock frequency	(1/2/4 data lane PHY)	75	300	MHz
$\Delta_{VCMTX(LF)}$	Common-level variation	1	-50	50	mV
t <sub>R</sub> and t <sub>F</sub>	20% to 80% rise time and fall time		0.3	UI	
LPTX DRIVER					
t <sub>EOT</sub>	Time from start of THS-TRAIL period to start of LP-11 state			105 + 12*UI	ns
DATA-CLOCK Timing Spec	ification				
UINOM	Nominal Unit Interval		1.67	13.33	ns
UIINST,MIN	Minimum instantaneous Unit Interval		1.131		ns
TSKEW[TX]	Data to clock skew measured at transmi	-0.15	0.15	UIINST, MIN	
CSI2 TIMING SPECIFICAT	ION				
T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven by any associated data lane beginning the t mode.	8		ns	
T <sub>CLK-PREPARE</sub>	Time that the transmitter drives the clock lane LP-00 line state immediately before the HS-0 line state starting the HS transmission.		38	95	ns
T <sub>CLK-PREPARE</sub> + T <sub>CLK-ZERO</sub>	T <sub>CLK-PREPARE</sub> + time that the transmitter drives the HS-0 state before starting the clock.		300		ns
T <sub>EOT</sub>	Transmitted time interval from the start of T <sub>HS-TRAIL</sub> or T <sub>CLKTRAIL</sub> , to the start of the LP-11 state following a HS burst.			105 ns + 12*UI	ns
T <sub>HS-PREPARE</sub>	Time that the transmitter drives the data state immediately before the HS-0 line s transmission	40 + 4*UI	85 + 6*UI	ns	
T <sub>HS-PREPARE</sub> + T <sub>HS-ZERO</sub>	$T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.		145 ns + 10*UI		ns
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 fo	llowing a HS burst.	100		ns
T <sub>HS-TRAIL</sub>	Time that the transmitter drives the flippe last payload data bit of a HS transmissio	max(8*UI, 60 ns + 4*UI)		ns	
T <sub>LPX</sub>	TXXXransmitted length of any low-powe	r state period	50		ns









A. The HS to LP transition of the CLK does not actually take place since the CLK is always ON in HS mode.

# Figure 8-12. Switching the Clock Lane Between Clock Transmission and Low-Power Mode




# 9 Detailed Description

# 9.1 Overview

The IWR6243 device is a single-chip highly integrated 57- to 64-GHz transceiver and front end that includes three transmit and four receive chains. The device has extremely small form factor and provides ultra-high resolution with very low power consumption. This device, when used with the TDA3X, TDA2X or AM27xx for imaging radar, offers higher levels of performance and flexibility through a programmable digital signal processor (DSP).

Typical application examples for this device include: Industrial-level sensing, Imaging Radar using Cascaded Configuration, Industrial automation sensor fusion with radar, Traffic intersection monitoring with radar, Industrial radar-proximity monitoring, People counting, Gesture detection.

# 9.2 Functional Block Diagram



- A. Phase Shift Control:
  - 0° / 180° BPM
  - 0° / 180° BPM and 5.625° resolution control option
- B. Multi-chip cascading feature is available in this device
- C. Internal temperature sensor accuracy is  $\pm$  7 °C.



# 9.3 Subsystems

#### 9.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The three transmit channels can be operated simultaneously for transmit beamforming purpose as required; whereas the four receive channels can all be operated simultaneously.


#### 9.3.1.1 Clock Subsystem

The IWR6243 device clock subsystem generates 57 to 64 GHz from an input reference of 40-MHz crystal. It has a built-in oscillator circuit followed by a clean-up PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an X3 multiplier to create the required frequency in the listed spectrum. The RF synthesizer output is modulated by the timing engine block to create the required waveforms for effective sensor operation.

The output of the RF synthesizer is available at the device pin boundary for multichip cascaded configuration. The clean-up PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

Below figure describes the clock subsystem.



 $^{\ast}$  These pins are 20GHz LO input pins. Connect LO to one pin while grounding the other pin.

Figure 9-1. Clock Subsystem





#### 9.3.1.2 Transmit Subsystem

The IWR6243 device transmit subsystem consists of three parallel transmit chains, each with independent phase and amplitude control. All three transmitters can be used simultaneously or in time-multiplexed fashion. The IWR6243 device supports binary phase modulation for MIMO radar and interference mitigation.

Section 8.7 specifies the maximum power each transmit chain can deliver, at the antenna port on the PCB. The transmit chains also support programmable backoff for system optimization and also to meet the local regulatory emission requirements.

Figure 9-2 describes the transmit subsystem.




Figure 9-2. Transmit Subsystem (Per Channel)

#### 9.3.1.3 Receive Subsystem

The IWR6243 device Receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, ADC conversion, and decimation. All four receive channels can be operational at the same time an individual power-down option is also available for system optimization.

Unlike conventional real-only receivers, IWR6243 device supports a complex baseband architecture, which uses quadrature mixer and dual IF and ADC chains to provide complex I and Q outputs for each receiver channel. IWR6243 device is targeted for fast chirp systems. The band-pass IF chain has configurable lower cutoff frequencies above 175 kHz and can support bandwidths up to 20 MHz.

Figure 9-3 describes the receive subsystem.




Figure 9-3. Receive Subsystem (Per Channel)



### 9.3.2 Host Interface

IWR6243 device communicates with the host radar processor over the following main interfaces:


- Reference Clock Reference clock available for host processor after device wakeup
- Control 4-port standard SPI (target or I2C) for host control along with HOST INTR pin for async events. All
  radio control commands (and response) flow through this interface.
- Data High-speed serial port following the MIPI CSI2 format. Four data and one clock lane (all differential).
   Data from different receive channels can be multiplexed on a single data lane to optimize board routing. This is a unidirectional interface used for data transfer only.
- Reset Active-low reset for device wakeup from host
- Out-of-band interrupt
- Error Used for notifying the host in case the radio controller detects a fault

## 9.4 Other Subsystems

#### 9.4.1 ADC Data Format Over CSI2 Interface

The IWR6243 device uses MIPI D-PHY / CSI2-based format to transfer the raw ADC samples to the external MCU. This is shown in Figure 9-4.

- Supports four data lanes
- CSI-2 data rate scalable from 150 Mbps to 600 Mbps per lane
- Virtual channel based
- CRC generation



Frame Start – CSi2 VSYNC Start Short Packet Line Start – CSI2 HSYNC Start Short Packet Line End – CSI2 HSYNC End Short Packet Frame End – CSi2 VSYNC End Short Packet

#### Figure 9-4. CSI-2 Transmission Format




The data payload is constructed with the following three types of information:

- Chirp profile information
- The actual chirp number
- ADC data corresponding to chirps of all four channels
  - Interleaved fashion
- Chirp quality data (configurable)

The payload is then split across the four physical data lanes and transmitted to the receiving D-PHY. The data packet packing format is shown in Figure 9-5










### 9.4.2 ADC Channels (Service) for User Application

The device includes provision for an ADC service for user application, where the GPADC engine present inside the device can be used to measure up to six external voltages. The ADC1, ADC2, ADC3, ADC4, ADC5, and ADC6 pins are used for this purpose.

- ADC itself is controlled by TI firmware running inside the BIST subsystem and access to it for customer's external voltage monitoring purpose is via 'monitoring API' calls routed to the BIST subsystem. This API could be linked with the user application running on the MSS R4F.
- BIST subsystem firmware will internally schedule these measurements along with other RF and Analog monitoring operations. The API allows configuring the settling time (number of ADC samples to skip) and number of consecutive samples to take. At the end of a frame, the minimum, maximum and average of the readings will be reported for each of the monitored voltages.

**GPADC** Specifications:

- 625 Ksps SAR ADC
- 0 to 1.8V input range
- 10-bit resolution
- For 5 out of the 6 inputs, an optional internal buffer is available. Without the buffer, the ADC has a switched capacitor input load modeled with 5pF of sampling capacitance and 12pF parasitic capacitance (GPADC channel 6, the internal buffer is not available).



A. GPADC structures are used for measuring the output of internal temperature sensors. The accuracy of these measurements is ±7°C.

Figure 9-6. ADC Path



## 9.4.2.1 GPADC Parameters

over operating free-air temperature range (unless otherwise noted)

PARAMETER	ТҮР	UNIT
ADC supply	1.8	V
ADC unbuffered input voltage range	0 – 1.8	V
ADC buffered input voltage range <sup>(1)</sup>	0.4 – 1.3	V
ADC resolution	10	bits
ADC offset error	±5	LSB
ADC gain error	±5	LSB
ADC DNL	-1/+2.5	LSB
ADC INL	±2.5	LSB
ADC sample rate <sup>(2)</sup>	625	Ksps
ADC sampling time <sup>(2)</sup>	400	ns
ADC internal cap	10	pF
ADC buffer input capacitance	2	pF
ADC input leakage current	3	uA

(1) Outside of given range, the buffer output will become nonlinear.

(2) ADC itself is controlled by TI firmware running inside the BIST subsystem. For more details please refer to the API calls.



# **10 Monitoring and Diagnostic Mechanisms**

Below is the list given for the main monitoring and diagnostic mechanisms available in the IWR6243

#### Table 10-1. Monitoring and Diagnostic Mechanisms for Functional Safety-Compliant devices

S No	Feature	Description
1	Boot time LBIST For MSS R4F Core and associated VIM	Device architecture supports hardware logic BIST (LBIST) engine self-test Controller (STC). This logic is used to provide a very high diagnostic coverage (>90%) on the MSS R4F CPU core and Vectored Interrupt Module (VIM) at a transistor level. LBIST for the CPU and VIM are triggered by the bootloader.
2	Boot time PBIST for MSS R4F TCM Memories	MSS R4F has three Tightly coupled Memories (TCM) memories TCMA, TCMB0 and TCMB1. Device architecture supports a hardware programmable memory BIST (PBIST) engine. This logic is used to provide a very high diagnostic coverage (March-13n) on the implemented MSS R4F TCMs at a transistor level. PBIST for TCM memories is triggered by Bootloader at the boot time . CPU stays there in while loop and does not proceed further if a fault is identified.
3	End to End ECC for MSS R4F TCM Memories	TCMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. An 8-bit code word is used to store the ECC data as calculated over the 64-bit data bus. ECC evaluation is done by the ECC control logic inside the CPU. This scheme provides end-to-end diagnostics on the transmissions between CPU and TCM. CPU is configured to have predetermined response (Ignore or Abort generation) to single and double bit error conditions.
4	MSS R4F TCM bit multiplexing	Logical TCM word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks. Faults in the bank addressing are detected by the CPU as an ECC fault.Further, bit multiplexing scheme implemented such that the bits accessed to generate a logical (CPU) word are not physically adjacent. This scheme helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults; rather they manifest as multiple single bit faults. As the SECDED TCM ECC can correct a single bit fault in a logical word, this scheme improves the usefulness of the TCM ECC diagnostic.
5	Clock Monitor	Device architecture supports Three Digital Clock Comparators (DCCs) and an internal RCOSC. Dual functionality is provided by these modules – Clock detection and Clock Monitoring. DCCint is used to check the availability/range of Reference clock at boot otherwise the device is moved into limp mode (Device still boots but on 10MHz RCOSC clock source. This provides debug capability). DCCint is only used by boot loader during boot time. It is disabled once the APLL is enabled and locked. DCC1 is dedicated for APLL lock detection monitoring, comparing the APLL output divided version with the Reference input clock of the device. Initially (before configuring APLL), DCC1 is used by bootloader to identify the precise frequency of reference input clock against the internal RCOSC clock source. Failure detection for DCC1 would cause the device to go into limp mode. Clock Compare module (CCC) module is used to compare the APLL divided down frequency with reference clock (XTAL). Failure detection is indicated by the nERROR OUT signal.
6	RTI/WD for MSS R4F	Internal watchdog is enabled by the bootloader in a windowed watchdog (DWWD) mode Watchdog expiry issues an internal warm reset and nERROR OUT signal to the host.
7	MPU for MSS R4F	Cortex-R4F CPU includes an MPU. The MPU logic can be used to provide spatial separation of software tasks in the device memory. Cortex-R4F MPU supports 12 regions. It is expected that the operating system controls the MPU and changes the MPU settings based on the needs of each task. A violation of a configured memory protection policy results in a CPU abort.
8	PBIST for Peripheral interface SRAMs - SPI, I2C	Device architecture supports a hardware programmable memory BIST (PBIST) engine for Peripheral SRAMs as well. PBIST for peripheral SRAM memories is triggered by the bootloader. The PBIST tests are destructive to memory contents, and as such are typically run only at boot time Any fault detected by the PBIST results in an error indicated in PBIST and boot status response message.
9	ECC for Peripheral interface SRAMs – SPI, I2C	Peripheral interface SRAMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. When a single or double bit error is detected the error is indicated by nERROR (double bit error) or via SPI message (single bit error).
10	Cyclic Redundancy Check – MSS	Cyclic Redundancy Check (CRC) module is available for the MSS. The firmware uses this feature for data transfer checks in mailbox and SPI communication.



S No	Feature	Description
11	MPU for DMAs	Device architecture supports MPUs on MSS DMAs. The firmware uses this for stack protection.
12	Boot time LBIST For BIST R4F Core and associated VIM	Device architecture supports hardware logic BIST (LBIST) even for BIST R4F core and associated VIM module. This logic provides very high diagnostic coverage (>90%) on the BIST R4F CPU core and VIM. This is triggered by MSS R4F boot loader at boot time and it does not proceed further if the fault is detected.
13	Boot time PBIST for BIST R4F TCM Memories	Device architecture supports a hardware programmable memory BIST (PBIST) engine for BIST R4F TCMs which provide a very high diagnostic coverage (March-13n) on the BIST R4F TCMs. PBIST is triggered at the power up of the BIST R4F.
14	End to End ECC for BIST R4F TCM Memories	BIST R4F TCMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. Single bit error is communicated to the BIST R4FCPU while double bit error is communicated to MSS R4F as an interrupt which sends a async event to the host.
15	BIST R4F TCM bit multiplexing	Logical TCM word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks and helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults.
16	Temperature Sensors	Device architecture supports various temperature sensors all across the device (next to power hungry modules such as PAs, DSP etc) which is monitored during the inter-frame period. $^{(1)}$
17	Tx Power Monitors	Device architecture supports power detectors at the Tx output. <sup>(2)</sup>
18	Error Signaling Error Output	When a diagnostic detects a fault, the error must be indicated. The Device architecture provides aggregation of fault indication from internal monitoring/diagnostic mechanisms using nERROR signaling or async event over SPI interface.
19	Synthesizer (Chirp) frequency monitor	Monitors Synthesizer's frequency ramp by counting (divided-down) clock cycles and comparing to ideal frequency ramp. Excess frequency errors above a certain threshold, if any, are detected and reported.
20	Ball break detection for TX ports (TX Ball break monitor)	Device architecture supports a ball break detection mechanism based on Impedance measurement at the TX output(s) to detect and report any large deviations that can indicate a ball break. Monitoring is done by TIs code running on BIST R4F and failure is reported to the host. It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4F.
21	RX loopback test	Built-in TX to RX loopback to enable detection of failures in the RX path(s), including Gain, inter-RX balance, etc.
22	IF loopback test	Built-in IF (square wave) test tone input to monitor IF filter's frequency response and detect failure.
23	RX saturation detect	Provision to detect ADC saturation due to excessive incoming signal level and/or interference.

(1) Monitoring is done by the TI's code running on BIST R4F. There are two modes in which it could be configured to report the temperature sensed via API by customer application.

- a. Report the temperature sensed after every N frames
- b. Report the condition once the temperature crosses programmed threshold.

It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4Fvia Mailbox. (2) Monitoring is done by the TI's code running on BIST R4F.

There are two modes in which it could be configured to report the detected output power via API by customer application.

- a. Report the power detected after every N frames
- b. Report the condition once the output power degrades by more than configured threshold from the configured.

It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4F.



### Note

Refer to the Device Safety Manual or other relevant collaterals for more details on applicability of all diagnostics mechanisms. For certification details, please refer to the Device Product folder.



# 11 Applications, Implementation, and Layout

#### Note

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **11.1 Application Information**

Figure 11-1 demonstrates the usage of radar sensor for Industrial applications.

More information can be found on IWR Application Web page

## **11.2 Radar Sensor for Industrial Applications**




Figure 11-1. Radar Sensor for Industrial Applications

## 11.3 Imaging Radar using Cascade Configuration




Figure 11-2. Imaging Radar using Cascade Configuration

A. Multiple devices can be cascaded together with one Primary mmWave sensor.



# **12 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions follow.

#### **12.1 Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *IWR6243*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ABL0161), the temperature range (for example, blank is the default commercial temperature range). Figure 12-1 provides a legend for reading the complete device name for any *IWR6243* device.

For orderable part numbers of *IWR6243* devices in the ABL0161 package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *IWR6243 Device Errata*.






Figure 12-1. Device Nomenclature



#### **12.2 Documentation Support**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the DSP, related peripherals, and other technical collateral follows.

#### Errata

IWR6243 Device Errata.

Describes known advisories, limitations, and cautions on silicon and provides workarounds.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **12.6 Export Control Notice**

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information 13.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## CAUTION

The following package information is subject to change without notice.



### Package Option Addendum

#### **Packaging Information**

Orderable Device	Status <sup>(1)</sup>	Packado Ivno	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>	Op Temp (°C)	Device Marking <sup>(4) (5)</sup>
IWR6243ABGA BL	ACTIVE	FCCSP	ABL	161	176	RoHS & Green	Call TI	Level-3-260C-1 68 HR	-40 to 105	IWR6243 BG 592A ABL G1
IWR6243ABGA BLR	ACTIVE	FCCSP	ABL	161	1000	RoHS & Green	Call TI	Level-3-260C-1 68 HR	-40 to 105	IWR6243 BG 592A ABL G1

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### 13.2 Tape and Reel Information









Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
IWR6243ABGABLR	FCCSP	ABL	161	1000	336.6	336.6	41.3

## **Tray Information**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.





Device	Package Type	Package Name	Pins	SPQ	Unit Array Matrix	Max Temp. (Deg C)	L (mm)	W (mm)	K0 (mm)	P1 (mm)	CL (mm)	CW (mm)
IWR6243ABGABL	ABL	FCCSP	161	176	8 x 22	150	315	135.9	7620	13.4	16.8	17.2




#### **Mechanical Data**



ABL0161A



PLASTIC BALL GRID ARRAY



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing


per ASME Y14.5M. 2. This drawing is subject to change without notice. **ABL0161A** 



# **EXAMPLE BOARD LAYOUT**

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




**ABL0161A** 

# **EXAMPLE STENCIL DESIGN**

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QUY	(2)	(6)	(3)		(4/5)	
IWR6243ABGABL	ACTIVE	FCCSP	ABL	161	176	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 105	IWR6243 BG 592A (592A ABL, 592 A ABL)	Samples
IWR6243ABGABLR	ACTIVE	FCCSP	ABL	161	1000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 105	IWR6243 BG 592A (592A ABL, 592 A ABL)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

# PACKAGE OPTION ADDENDUM

18-May-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# Texas Instruments

www.ti.com

## TRAY



2-Sep-2023



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
IWR6243ABGABL	ABL	FCCSP	161	176	8 x 22	150	315	135.9	7620	13.4	16.8	17.2

# ABL 161


# **GENERIC PACKAGE VIEW**

# FCBGA - 1.17 mm max height

10.4 x 10.4, 0.65 mm pitch

PLASTIC BALL GRID ARRAY

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated