











TCA9406 JAJSFR3G-OCTOBER 2010-REVISED NOVEMBER 2018

# TCA9406 2ビット、双方向、1MHz、8kV HBM ESD I<sup>2</sup>CバスおよびSMBus電圧レベル・トランスレータ

#### 特長

- I<sup>2</sup>CアプリケーションのSDAおよびSCLライン用の 2ビット、双方向トランスレータ
- 方向ピンを必要としない双方向電圧レベル変換を 提供
- OE = LOWまたは $V_{CC} = 0V$ 時に出力 $SCL_A$ 、SDA\_A、SCL\_B、SDA\_Bピンはハイ・インピーダン
- すべてのSDAおよびSCLピンに内部10kΩプルアッ プ抵抗
- 1.65V~ 3.6V (Aポート)、2.3V~5.5V (Bポート)  $(V_{CCA} \leq V_{CCB})$
- V<sub>CC</sub>絶縁機能: どちらかのV<sub>CC</sub>入力がGNDレベルに なると、両方のポートがハイ・インピーダンス状 態になる
- 電源投入のシーケンス不要: VccaとVccBのいずれ からでも立ち上げ可能
- 低I<sub>off</sub>: V<sub>CCA</sub>またはV<sub>CCB</sub> = 0V時に2µA
- OE入力はVccaに直結、またはGPIOにより制御可
- JESD 78、Class II準拠で100mA超のラッチアップ
- JESD 22を超えるESD保護
  - Aポート
    - 2500V、人体モデル(A114-B)
    - 250V、マシン・モデル(A115-A)
    - 1500V、デバイス帯電モデル(C101)
  - Bポート
    - 8kV、人体モデル(A114-B)
    - 250V、マシン・モデル(A115-A)
    - 1500V、デバイス帯電モデル(C101)

## 2 アプリケーション

- I<sup>2</sup>C/SMBus
- **UART**
- **GPIO**

## 3 概要

TCA9406は2ビット、双方向のI<sup>2</sup>CおよびSMBus電圧レベ ル・トランスレータで、出力イネーブル(OE)入力が搭載さ れています。Aサイドでは $V_{CCA}$ を基準に $1.65V\sim3.6V$ 、BサイドではV<sub>CCB</sub>を基準に2.3V~5.5Vで動作します。これ によって、標準的な1.8V、2.5V、3.3V、5Vの電源レール のいずれについても、異なる信号レベル間でのインター フェイスが可能です。

OE入力ピンはV<sub>CCA</sub>を基準とし、V<sub>CCA</sub>に直結できますが、 5.5Vも許容します。また、OEピンを制御してロジックLOW に設定すると、すべてのSCLおよびSDAピンをハイ・イン ピーダンス状態にすることができ、静止時消費電流が大幅 に減少します。

通常のI<sup>2</sup>CおよびSMBus動作、または他のオープン・ドレ イン構成において、TCA9406は最高2Mbpsをサポートす るため、SCL周波数が100kHz (Standard-mode)、

400kHz (Fast-mode)、1MHz (Fast-mode Plus)である 標準のI<sup>2</sup>C速度と互換性があります。また、TCA9406は汎 用レベル・トランスレータとしても使用でき、AおよびBサイ ドのポートが両方ともプッシュプル・デバイスで駆動される 場合、最高24Mbpsに対応できます。


TCA9406は、SCL A、SDA A、SCL B、SDA B に10kΩのプルアップ抵抗が内蔵されています。合計プル アップ抵抗を減らし、立ち上がりエッジを高速化するため、 バスに外部プルアップ抵抗を追加することもできます。

## 製品情報(1)

型番	パッケージ	本体サイズ(公称)
	SM8 (8)	2.95mm×2.80mm
TCA9406	US8 (8)	2.30mm×2.00mm
	DSBGA (8)	1.90mm×0.90mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

#### TCA9406の代表的なアプリケーション・ブロック図





	٠,
П	$\sim$

1	特長1	8	Detailed Description	18
2	アプリケーション1		8.1 Overview	
3	概要1		8.2 Functional Block Diagram	18
4	改訂履歴2		8.3 Feature Description	18
5	Pin Configuration and Functions 5		8.4 Device Functional Modes	20
6	Specifications	9	Application and Implementation	21
U	6.1 Absolute Maximum Ratings		9.1 Application Information	21
	6.2 ESD Ratings		9.2 Typical Application	21
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	23
	6.4 Thermal Information	11	Layout	23
	6.5 Electrical Characteristics		11.1 Layout Guidelines	
	6.6 Timing Requirements ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ) 9		11.2 Layout Example	
	6.7 Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )	12	デバイスおよびドキュメントのサポート	24
	6.8 Timing Requirements ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )		12.1 ドキュメントの更新通知を受け取る方法	
	6.9 Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ). 10		12.2 コミュニティ・リソース	<u>2</u> 4
	6.10 Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ). 12		12.3 商標	24
	6.11 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ). 14		12.4 静電気放電に関する注意事項	<mark>2</mark> 4
	6.12 Typical Characteristics		12.5 Glossary	<mark>24</mark>
7	Parameter Measurement Information 16	13	メカニカル、パッケージ、および注文情報	
	7.1 Voltage Waveforms			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision F (October 2018) から Revision G に変更	Page
Changed section title From: Pullup or Pulldown Resistors on I/O Lines To: Pullup Resistors on I/O Lines	20
• Deleted text "An external pull down" and Equation 1 from the Detailed Design Procedure section	21
Changed pin 1 From: To controller To: To system in 🗵 13	23
Changed pin 5 From: To system To: To controller in 図 13	23
Revision E (August 2018) から Revision F に変更	Page
Changed the Functional Block Diagram	18
Changed the Enable and Disable section	19
Revision D (July 2018) から Revision E に変更	Page
Changed the new DSBGA pinout drawing From: Bottom View to: Top View	5
Revision C (December 2014) から Revision D に変更	Page
Changed the updated pinout drawings	5
• Changed $t_{dis}$ no external load MAX values From: 50 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V}$	' ± 0.15 V) 10
• Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V}$	' ± 0.15 V) 10
• Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V}$	' ± 0.15 V) 11

Changed  $t_{dis}$  no external load MAX values From: 50 To: 200 ns in *Switching Characteristics* ( $V_{CCA} = 2.5 \ V \pm 0.2 \ V$ )....... 12 Changed  $t_{dis}$  no external load MAX values From: 40 To: 200 ns in *Switching Characteristics* ( $V_{CCA} = 1.8 \ V \pm 0.15 \ V$ )...... 12 Changed  $t_{dis}$  no external load MAX values From: 35 To: 200 ns in *Switching Characteristics* ( $V_{CCA} = 1.8 \ V \pm 0.15 \ V$ )...... 13 Changed  $t_{dis}$  no external load MAX values From: 40 To: 200 ns in *Switching Characteristics* ( $V_{CCA} = 1.8 \ V \pm 0.15 \ V$ )...... 14






•	Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \ V \pm 0.15 \ V$ )	14
•	Changed the Parameter Measurement Information section	16




R	Revision B (June 2013) から Revision C に変更 Page
•	「ピン構成および機能」セクション、「 <i>ESD</i> 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」 セクション、「メカニカル、パッケージ、および注文情報」セクション 追加
R	Revision A (Febuary 2013) から Revision B に変更 Page
•	注文情報表を削除、この情報はPOAに移動



# 5 Pin Configuration and Functions





## **Pin Functions**

	PIN			
NAME	DCT, DCU	YZP	TYPE	DESCRIPTION
SDA_B	1	A1	I/O	Input/output B. Referenced to V <sub>CCB</sub> .
GND	2	B1	GND	Ground
VCCA	3	C1	Power	A-port supply voltage. 1.65 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub>
SDA_A	4	D1	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
SCL_A	5	D2	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
OE	6	C2	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}$ .
VCCB	7	B2	Power	B-port supply voltage. 2.3 V ≤ V <sub>CCB</sub> ≤ 5.5 V
SCL_B	8	A2	I/O	Input/output B. Referenced to V <sub>CCB</sub> .



## 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage range		-0.5	4.6	V
$V_{CCB}$	Supply voltage range		-0.5	6.5	V
V	Input voltage range (2)	A port	-0.5	4.6	V
VI	117 0 0	B port	-0.5	6.5	V
.,	Voltage range applied to any output	A port	-0.5	4.6	
Vo	o in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
V	Voltage range applied to any output in the high or law state (2)(3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	Supply voltage range  Input voltage range <sup>(2)</sup> Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> Voltage range applied to any output in the high or low state <sup>(2)(3)</sup> Input clamp current  Output clamp current  Continuous output current  Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND	B port	-0.5	$V_{CCB} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-	A-Port	±2500	V
.,	Electrostatic	001 <sup>(1)</sup>	B-Port	±8000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification J	ESD22-C101 <sup>(2)</sup>	±1500	V
		Machine model (MM), A115-A		±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

 $V_{\text{CCI}}$  is the supply voltage associated with the input port.  $V_{\text{CCO}}$  is the supply voltage associated with the output port.

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage <sup>(1</sup>	)			1.65	3.6	V
V <sub>CCB</sub>	Supply voltage				2.3	5.5	V
V <sub>IH</sub> High-level input voltage		A most I/Os	1.65 V to 1.95 V	2.2.V to F.F.V	V <sub>CCI</sub> - 0.2	V <sub>CCI</sub>	
	A-port I/Os	2.3 V to 3.6 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.4	$V_{CCI}$	V	
VIH	input voltage	B-port I/Os	1 CE V to 2 C V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	V
	OE input	1.65 V to 3.6 V	2.3 V 10 5.5 V	$V_{CCA} \times 0.65$	5.5		
V <sub>IL</sub> <sup>(2)</sup> Low-level input voltage	A-port I/Os			0	0.15		
	B-port I/Os	1.65 V to 3.6 V	1.65 V to 3.6 V	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15
	mpat voltago	OE input			0	V <sub>CCA</sub> × 0.35	
		A-port I/Os, push- pull driving				10	
$\begin{array}{c c} V_{lL}^{(2)} & Low-level \\ input voltage & \\ \hline Ol \\ \\ \Delta t/\Delta v & Input transition \\ rise or fall rate & \\ \hline B- \\ B- \\ DL \\ \hline \end{array}$	B-port I/Os, push- pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V	
	Control input				10		
T <sub>A</sub>	Operating free-a	ir temperature			-40	85	°C

#### 6.4 Thermal Information

			TCA9406		
	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	YZP	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.6	199.1	105.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	113.3	72.4	1.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.9	77.8	10.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	39.4	6.2	3.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	93.9	77.4	10.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

 <sup>(1)</sup> V<sub>CCA</sub> must be less than or equal to V<sub>CCB</sub> (except during power-on transient time), and V<sub>CCA</sub> must not exceed 3.6 V.
 (2) The maximum V<sub>IL</sub> value is provided to ensure that a valid V<sub>OL</sub> is maintained. The V<sub>OL</sub> value is V<sub>IL</sub> plus the voltage drop across the passgate transistor.



# 6.5 Electrical Characteristics (1)(2)(3)

		TEST	.,	.,	T <sub>A</sub> = 25°C	-40°C to 85°	С	
	PARAMETER	CONDITIONS	V <sub>CCA</sub>	V <sub>CCA</sub> V <sub>CCB</sub>		MIN	MAX	UNIT
V <sub>OHA</sub>		$I_{OH} = -20 \mu A,$ $V_{IB} \ge V_{CCB} - 0.4 V$	1.65 V to 3.6 V	2.3 V to 5.5 V		V <sub>CCA</sub> × 0.67		٧
/ <sub>OLA</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	٧
/ <sub>OHB</sub>		$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.65 V to 3.6 V	2.3 V to 5.5 V		V <sub>CCB</sub> × 0.67		٧
/ <sub>OLB</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V
I	OE	$V_I = V_{CCI}$ or GND	1.65 V to 3.6 V	2.3 V to 5.5 V	±1		±2	μΑ
	A port		0 V	0 V to 5.5 V	±1		±2	μА
off	B port		0 to 3.6 V	0 V	±1		±2	μА
OZ	A or B port	OE less than V <sub>IL</sub>	1.65 V to 3.6 V	2.3 V to 5.5 V	±1		±2	μΑ
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			2.4	
CCA		$V_1 = V_0 = \text{open},$ $I_0 = 0$	3.6 V	0 V			2.2	μΑ
		10 - 0	0 V	5.5 V			-1	
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			12	
ССВ		$V_I = V_O = open,$ $I_O = 0$	3.6 V	0 V			-1	μΑ
		10 - 0	0 V	5.5 V			1	
cca + I	CCB	$V_I = V_O = open,$ $I_O = 0$	1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			14.4	μА
ો	OE		3.3 V	3.3 V	2.5		3.5	pF
	A or B port		3.3 V	3.3 V	10			
io	A port				5	6		pF
	B port				6	7.5		

 $<sup>\</sup>begin{array}{lll} \hbox{(1)} & V_{CCI} \ \hbox{is the $V_{CC}$ associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the $V_{CC}$ associated with the output port.} \\ \hbox{(3)} & V_{CCA} \ \hbox{must be less than or equal to $V_{CCB}$, and $V_{CCA}$ must not exceed 3.6 V.} \\ \end{array}$ 



# 6.6 Timing Requirements ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V <sub>CCB</sub> =	2.5 V ± 0.2 V						
	D-tt-	Push-pull driving			21	N/I	
	Data rate	Open-drain driving			2	Mbps	
	Dula a duration	Push-pull driving	Data in auto	47		ns	
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500	500		
V <sub>CC</sub> = 3	3.3 V ± 0.3 V	·	·	·			
	Data anti-	Push-pull driving			22	Mbps	
	Data rate	Open-drain driving			2		
	Pulse duration	Push-pull driving	Data innuta	45		20	
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns	
V <sub>CC</sub> = 5	5 V ± 0.5 V						
	Push-pull driving				24	Mhna	
	Data rate	Open-drain driving			2	Mbps	
	Dulas duration	Push-pull driving	Data innuta	41		ns	
t <sub>w</sub> Pulse duration		Open-drain driving	Data inputs	500	500		

# 6.7 Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CCB</sub> =	: 2.5 V ± 0.2 V				"	
	Data rate	Push-pull driving			20	Mhna
	Dala fale	Open-drain driving			2	Mbps
	Pulse duration	Push-pull driving	Data innuta	50		ns
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500	500	
V <sub>CC</sub> =	3.3 V ± 0.3 V				·	
	Data rate	Push-pull driving			22	Mbps
	Dala fale	Open-drain driving			2	
	Pulse duration	Push-pull driving	Data innuta	45	45	
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns
V <sub>CC</sub> =	5 V ± 0.5 V					
	Push-pull driving				24	Mhna
	Data rate	Open-drain driving	Open-drain driving			Mbps
	Dulas duration	Push-pull driving	Data innute	41	41	
t <sub>w</sub>	t <sub>w</sub> Pulse duration	Open-drain driving	Data inputs	500		ns

# 6.8 Timing Requirements ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

				MIN	MAX	UNIT	
$V_{CC} = 3$	.3 V ± 0.3 V						
	Push-pull driving				23	Mbps	
	Data Tale	Open-drain driving			2	IVIDPS	
	t Pulse duration	Push-pull driving	Data inputs	43		ns	
t <sub>w</sub>	Pulse duration	Open-drain driving	Data Iriputs	500		113	
V <sub>CC</sub> = 5	V ± 0.5 V	•		•			
	Data rate	Push-pull driving			24	Mbps	
	Data Tale	Open-drain driving		2	IVIDPS		
	Pulse duration	Push-pull driving		41		20	
t <sub>w</sub>	r uise uuidlion	Open-drain driving	Data inputs	500	·	ns	



# 6.9 Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT	
V <sub>CCB</sub> = 2.5 V ± 0.2 V							
			Push-pull driving		5.3		
t <sub>PHL</sub>			Open-drain driving	2.3	8.8		
	Α	В	Push-pull driving		6.8	ns	
t <sub>PLH</sub>			Open-drain driving		50		
			Push-pull driving		4.4		
t <sub>PHL</sub>			Open-drain driving	1.9	5.3		
	В	Α	Push-pull driving		5.3	ns	
t <sub>PLH</sub>			Open-drain driving		5.3		
<b>t</b>	OE	A or B	Open drain driving		200	ns	
t <sub>en</sub>	OL .	AUD	with external load		200		
t <sub>dis</sub>	OE A or B					ns	
			no external load		200	ns	
t <sub>rA</sub>	A-port r	ise time	Push-pull driving		9.5	ns	
			Open-drain driving	38	165		
t <sub>rB</sub>	B-port r	ise time	Push-pull driving		10.8	ns	
	· 		Open-drain driving	34	145		
t <sub>fA</sub>	A-port f	all time	Push-pull driving		5.9		
1A			Open-drain driving		6.9	ns	
to	B-port f	all time	Push-pull driving		13.8		
t <sub>fB</sub>	b port run in		Open-drain driving		13.8		
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns	
Man data anta			Push-pull driving	21		N 41	
Max data rate			Open-drain driving	2		Mbps	
V <sub>CCB</sub> = 3.3 V ± 0.3 V			,	•	· ·		
			Push-pull driving		5.4		
t <sub>PHL</sub>		В	Open-drain driving	2.4	9.6		
	Α		Push-pull driving		7.1	ns	
t <sub>PLH</sub>			Open-drain driving	40			
			Push-pull driving				
t <sub>PHL</sub>			Open-drain driving	1.1	4.5		
	В	Α		1.1	4.5	ns	
t <sub>PLH</sub>			Push-pull driving		4.5		
	05	A D	Open-drain driving				
t <sub>en</sub>	OE	A or B	20		200	ns	
t <sub>dis</sub>	OE	A or B	with external load		200	ns	
			no external load		200	ns	
t <sub>rA</sub>	A-port r	ise time	Push-pull driving		9.3	ns	
	<u> </u>		Open-drain driving	30	132		
t <sub>rB</sub>	B-port r	ise time	Push-pull driving		9.1	ns	
טוי	2 porti		Open-drain driving	23	106	.10	
to	A-port f	all time	Push-pull driving		6	ne	
fA	A-poit i	an unic	Open-drain driving		6.4	ns	
	D = 11	iall time	Push-pull driving		16.2	ns	
t <sub>fB</sub>	B-port f	all time	Open-drain driving		16.2		
t <sub>SK(O)</sub>	Channel-to-c	hannel skew	-		0.7	ns	
			Push-pull driving	22			
Max data rate			Open-drain driving	2		Mbps	



# Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ) (continued)

PARAMETER	FROM TO (OUTPUT)		TEST CONDITIONS	MIN	MAX	UNIT		
V <sub>CCB</sub> = 5 V ± 0.5 V			·					
			Push-pull driving	6.8				
t <sub>PHL</sub>	٨	В	Open-drain driving	2.6	10			
•	А	Ь	Push-pull driving		7.5	ns		
t <sub>PLH</sub>			Open-drain driving		33			
			Push-pull driving		4.7			
t <sub>PHL</sub>	В	^	Open-drain driving	1.2	4			
	D	A	Push-pull driving		0.5	ns		
PLH			Open-drain driving		0.5			
t <sub>en</sub>	OE A or B					ns		
	OE	A or B	with external load		200	ns		
t <sub>dis</sub>	OE		no external load		200	ns		
	A most ri	io o timo	Push-pull driving		7.6			
t <sub>rA</sub>	A-port ri	ise time	Open-drain driving	22	95	ns		
	Donartie	io o timo	Push-pull driving		7.6	ns		
t <sub>rB</sub>	B-port ri	ise time	Open-drain driving	10	58			
	A most f	iall time	Push-pull driving		13.3			
t <sub>fA</sub>	A-port f	an ume	Open-drain driving		6.1	ns		
	D 4 6	-11 4:	Push-pull driving		16.2			
t <sub>fB</sub>	B-port f	an ume	Open-drain driving		16.2	ns		
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns		
Many data anto			Push-pull driving	24		N/I		
Max data rate			Open-drain driving	2		Mbps		



# 6.10 Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT	
V <sub>CCB</sub> = 2.5 V ± 0.2 V							
			Push-pull driving		3.2		
t <sub>PHL</sub>	Δ.		Open-drain driving	1.7	6.3		
	Α	В	Push-pull driving		3.5	ns	
PLH			Open-drain driving		3.5		
			Push-pull driving		3		
PHL	_		Open-drain driving	1.8	4.7		
	В	A	Push-pull driving		2.5	ns	
t <sub>PLH</sub>			Open-drain driving		2.5		
en	OE	A or B	i		200	ns	
CII			with external load		200	ns	
dis	OE	A or B	no external load		200	ns	
			Push-pull driving		7.4		
t <sub>rA</sub>	A-port r	ise time	Open-drain driving	34	149	ns	
			Push-pull driving	34	8.3		
t <sub>rB</sub>	B-port r	ise time		25		ns	
			Open-drain driving	35	151		
fA	A-port t	fall time	Push-pull driving		5.7		
			Open-drain driving		6.9	ns	
fB	B-port f	fall time	Push-pull driving		7.8	}	
			Open-drain driving	8.8			
t <sub>SK(O)</sub>	Channel-to-channel skew				0.7	ns	
Max data rate			Push-pull driving	20		Mbps	
wax data rate			Open-drain driving	2		Wibbo	
V <sub>CCB</sub> = 3.3 V ± 0.3 V							
			Push-pull driving		3.7		
PHL	Δ.	В	Open-drain driving	2	6		
	Α		Push-pull driving	driving		ns	
PLH			Open-drain driving	4.1			
			Push-pull driving		3.6		
PHL	_		Open-drain driving	2.6	4.2		
	В	A	Push-pull driving		1.6	ns	
PLH			Open-drain driving				
en	OE	A or B	3		1.6 200	ns	
ell			with external load		200	ns	
dis	OE	A or B	no external load		200	ns	
			Push-pull driving		6.6	110	
t <sub>rA</sub>	A-port r	ise time	Open-drain driving	28	121	ns	
			Push-pull driving	20	7.2		
rB	B-port r	ise time		0.4		ns	
			Open-drain driving	24	112		
fA	A-port t	fall time	Push-pull driving		5.5	ns	
	-		Open-drain driving		6.2	6.7 ns	
t <sub>fB</sub>	B-port f	fall time	Push-pull driving				
	- Farr		Open-drain driving		9.4	1 10	
SK(O)	Channel-to-c	channel skew			0.7	ns	
Max data rate			Push-pull driving	22		Mbps	
wax data rate			Open-drain driving	2	ivibps		



# Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ) (continued)

PARAMETER	FROM TO (OUTPUT)		TEST CONDITIONS	MIN	MAX	UNIT		
V <sub>CCB</sub> = 5 V ± 0.5 V			,		•			
			Push-pull driving		3.8			
t <sub>PHL</sub>		D	Open-drain driving	2.1	5.8			
	Α	В	Push-pull driving		4.4	ns		
t <sub>PLH</sub>			Open-drain driving		4.4			
			Push-pull driving		4.3			
t <sub>PHL</sub>	D	^	Open-drain driving	1.2	4			
	В	Α	Push-pull driving		1	ns		
LH			Open-drain driving		1			
t <sub>en</sub>	OE A or B				200	ns		
	OE	A or B	with external load		200	ns		
t <sub>dis</sub>	OE .		no external load		200	ns		
	A most si	an time	Push-pull driving		5.6	ns		
t <sub>rA</sub>	A-port ri	se ume	Open-drain driving	24	89			
	B-port ri	an time	Push-pull driving		6.1	ns		
t <sub>rB</sub>	ь-роп п	se ume	Open-drain driving	12	64			
	A now f	all time	Push-pull driving		5.3			
t <sub>fA</sub>	A-port f	all time	Open-drain driving		5.8	ns		
	D 4	-11 4:	Push-pull driving		6.6			
t <sub>fB</sub>	B-port fa	all ume	Open-drain driving		10.4	ns		
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns		
			Push-pull driving	24				
Max data rate			Open-drain driving	2		Mbps		




# 6.11 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT	
$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$							
			Push-pull driving		2.4		
t <sub>PHL</sub>			Open-drain driving	1.3	4.2		
	Α	В	Push-pull driving		4.2	ns	
t <sub>PLH</sub>			Open-drain driving		4.2	i	
			Push-pull driving		2.5		
t <sub>PHL</sub>			Open-drain driving	1	124		
	В	Α	Push-pull driving		2.5	ns	
t <sub>PLH</sub>			Open-drain driving		2.5		
t <sub>en</sub>	OE	A or B	open aram anning		200	ns	
-en	<u> </u>	7.0.5	with external load		200	ns	
t <sub>dis</sub>	OE	A or B					
			no external load		200	ns	
t <sub>rA</sub>	A-port r	ise time	Push-pull driving	05	5.6	ns	
			Open-drain driving	25	116		
t <sub>rB</sub>	B-port r	ise time	Push-pull driving		6.4	ns	
			Open-drain driving	26	116		
t <sub>fA</sub>	A-port f	all time	Push-pull driving		5.4	ns	
10			Open-drain driving		6.1		
t <sub>fB</sub>	B-port f	all time	Push-pull driving		7.4	ns	
чв	B port rail time		Open-drain driving		7.6	113	
t <sub>SK(O)</sub>	Channel-to-channel skew				0.7	ns	
May data rata			Push-pull driving	23		Mhna	
Max data rate			Open-drain driving	2		Mbps	
V <sub>CCB</sub> = 5 V ± 0.5 V							
			Push-pull driving		3.1		
t <sub>PHL</sub>		В	Open-drain driving	1.4	4.6		
	Α		Push-pull driving		4.4	ns	
t <sub>PLH</sub>			Open-drain driving		4.4		
			Push-pull driving		3.3		
t <sub>PHL</sub>			Open-drain driving	1	97 2.6		
	В	Α	Push-pull driving				
t <sub>PLH</sub>			Open-drain driving		2.6		
	OE	A or B	Open-drain driving				
t <sub>en</sub>	OE	AUID	with external load		200	ns	
t <sub>dis</sub>	OE	A or B			200	ns	
			no external load		200	ns	
t <sub>rA</sub>	A-port r	ise time	Push-pull driving		4.8	ns	
			Open-drain driving	19	85		
t <sub>rB</sub>	B-port r	ise time	Push-pull driving		7.4	ns	
10	2 50111		Open-drain driving	14	72		
t <sub>fA</sub>	A-port f	all time	Push-pull driving		5	ns	
MA	A-poit i	an anio	Open-drain driving		5.7	110	
•	D north	fall time	Push-pull driving		7.6		
t <sub>fB</sub>	ь-роп т	all time	Open-drain driving		8.3	ns 3	
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns	
			Push-pull driving	24			
Max data rate			Open-drain driving	2		Mbps	




## 6.12 Typical Characteristics




#### 7 Parameter Measurement Information



# 図 4. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver



# ☑ 5. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver



TEST	S1
t <sub>PZL</sub> / t <sub>PLZ</sub>	2 × V <sub>CCO</sub>
t <sub>PHZ</sub> / t <sub>PZH</sub>	Open


#### 図 6. Load Circuit for Enable-Time and Disable-Time Measurement


- 1.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 2. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- 3.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- 4.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.



## **Parameter Measurement Information (continued)**

## 7.1 Voltage Waveforms






#### 図 7. Pulse Duration

図 8. Propagation Delay Times

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 in  $\boxtimes$  9 is for an output with internal such that the output is high, except when OE is high (see  $\boxtimes$  6). Waveform 2 in  $\boxtimes$  9 is for an output with conditions such that the output is low, except when OE is high.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 Ω, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.



② 9. Enable and Disable Times




## 8 Detailed Description

#### 8.1 Overview

The TCA9406 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. 10-k $\Omega$  pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. When TCA9406 is disabled the internal pull up resistors are also disabled. While this device is designed for open-drain applications which makes it ideal for I<sup>2</sup>C and SMBus applications, the device can also translate push-pull CMOS logic outputs.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Architecture

The TCA9406 architecture (see Figure 5) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




図 10. Architecture of a TCA9406 Cell



#### **Feature Description (continued)**

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin is automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TCA9406 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

- 1) An N-channel pass-gate transistor topology that ties the A-port to the B-port and
- 2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pullup resistors are included on the device for dc current sourcing capability. The  $V_{GATE}$  gate bias of the N-channel pass transistor is set at approximately one threshold voltage ( $V_T$ ) above the  $V_{CC}$  level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal  $10\text{-k}\Omega$  pullup resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50  $\Omega$  to 70  $\Omega$  during this acceleration phase. To minimize dynamic  $I_{\text{CC}}$  and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements* section of this data sheet.

#### 8.3.2 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TCA9406 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal  $10-k\Omega$  pullup resistors.

The fall time ( $t_{fA}$ ,  $t_{fB}$ ) of a signal depends on the edge-rate and output impedance of the external device driving TCA9406 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the  $t_{PHL}$  and max data rates also depend on the output impedance of the external driver. The values for  $t_{fA}$ ,  $t_{fB}$ ,  $t_{PHL}$ , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50  $\Omega$ .

#### 8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TCA9406 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects.

#### 8.3.4 Enable and Disable

The TCA9406 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. When TCA9406 is disabled, the internal pull up resistors are also disabled meaning if no external pull up resistors are present then the SDA/SCL lines will be left floating. The disable time  $(t_{dis})$  indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time  $(t_{en})$  indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.



#### **Feature Description (continued)**

#### 8.3.5 Pullup Resistors on I/O Lines

Each A-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCA}$ , and each B-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCB}$ . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to  $V_{CCB}$  or  $V_{CCB}$  (in parallel with the internal 10-k $\Omega$  resistors). Adding lower value pullup resistors will effect  $V_{OL}$  levels, however. The internal pullups of the TCA9406 are disabled when the OE pin is low.

#### 8.4 Device Functional Modes

The TCA9406 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.



## 9 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TCA9406 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I<sup>2</sup>C or SMBus, where the data is bidirectional and no control signal is available.

#### 9.2 Typical Application



Design Notes: OE can be tied directly to 1.8 V (V<sub>CCA</sub>) to always be in ENABLE mode.

図 11. Typical Application Circuit

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the  $V_{CCA} \le V_{CCB}$ .

表 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6 V
Output voltage range	2.3 to 5.5 V

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the TCA9406 device to determine the input voltage range. For a valid logic high the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low the value must be less than the V<sub>II</sub> of the input port.
- Output voltage range
  - Use the supply voltage of the device that the TCA9406 device is driving to determine the output voltage range
  - The TCA9406 device has 10-k $\Omega$  internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.

# 9.2.3 Application Curve




図 12. Level-Translation of a 2.5-MHz Signal



## 10 Power Supply Recommendations

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

## 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V<sub>CCA</sub>,
   V<sub>CCB</sub> pin, and G<sub>ND</sub> pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
  the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the
  source driver.

#### 11.2 Layout Example




図 13. TCA9406 Layout Example



## 12 デバイスおよびドキュメントのサポート

#### 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 12.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9406DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NF9 (R, Z)	Samples
TCA9406DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(F9, NF9R) NZ	Samples
TCA9406YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020


In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Oct-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9406DCTR	SM8	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
TCA9406DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
TCA9406YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.11	2.1	0.56	4.0	8.0	Q1




www.ti.com 21-Oct-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9406DCTR	SM8	DCT	8	3000	183.0	183.0	20.0
TCA9406DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
TCA9406DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TCA9406DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
TCA9406YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated