OPA4990-Q1

JAJSRQ2A - OCTOBER 2023 - REVISED FEBRUARY 2024

OPAx990-Q1 車載 40V レール ツー レール入出力、低オフセット電圧、低消費 電力オペアンプ

1 特長

- 低いオフセット電圧:±300µV
- 低いオフセット電圧ドリフト:±0.6µV/℃
- 低ノイズ: 30 nV/√Hz1kHz 時
- 大きい同相除去:115dB
- 低いバイアス電流:±10pA
- レールツーレール入出力
- 多重化に適したコンパレータ入力:
 - 電源レールまでの差動入力でアンプが動作
 - アンプを開ループで、またはコンパレータとして使 用可能
- 広い帯域幅:1.1MHz GBW
- 高いスルーレート:4.5V/µs
- 低い静止電流:アンプ 1 個あたり 120µA
- 広い電源範囲:±1.35V~±20V、2.7V~40V
- 堅牢な EMIRR 性能: 1.8GHz 時に 78dB
- 差動および同相入力電圧範囲は電源レールまで

2 アプリケーション

- AEC-Q100 グレード 1 アプリケーションに最適化
- HEV/EV のインバータおよびモータ制御
- オンボード充電器 (OBC) およびワイヤレス充電器
- HEV/EV のバッテリ管理システム (BMS)
- ボディ・エレクトロニクスおよび照明
- インフォテインメントおよびクラスタ
- パッシブ型安全運転支援システム
- パワートレイン電流センサ
- ハイサイド電流センス

3 概要

OPAx990-Q1 ファミリ (OPA990-Q1、OPA2990-Q1、 OPA4990-Q1) は、高電圧 (40V) の汎用オペアンプ ファ ミリです。これらのデバイスは、レール ツー レールの入出 力、低いオフセット (±300µV、標準値)、低いオフセットドリ フト (±0.6µV/℃、標準値) などの優れた DC 精度と AC 性能を備えています。


OPAx990-Q1 は、電源レールまでの差動および同相入 力電圧範囲、大きい短絡電流 (±80mA)、高いスルーレー ト(4.5V/µs)などの独自機能を備えており、高電圧車載用 アプリケーション向けの非常に柔軟で堅牢な高性能オペ アンプです。

OPAx990-Q1 ファミリのオペアンプは、いくつかの標準パ ッケージ (SOT-23、SOIC、TSSOP など) で供給さ れ、-40℃~125℃で動作が規定されています。

制具情却

	200 ID TX						
部品番号	R品番号 チャネル数 パッケージ (1) 本体サイズ		本体サイズ (公称)(3)				
OPA990-Q1	シンゲル	DBV (SOT-23, 5) ⁽²⁾	2.9mm × 1.6mm				
OFA990-Q1		DCK (SC70, 5)(2)	2mm × 1.25mm				
OPA2990-Q1	デュアル	D (SOIC, 8)(2)	4.9mm × 3.9mm				
OPA2990-Q1		DGK (VSSOP, 8)(2)	3mm × 3mm				
OPA4990-Q1	her to	D (SOIC, 14) ⁽²⁾	8.65mm × 3.9mm				
OPA4990-Q1	クワッド	PW (TSSOP, 14)	5mm × 4.4mm				

- (1) 詳細については、セクション 10 を参照してください。
- このパッケージはプレビューのみです。 (2)
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。



OPAx990-Q1 高電圧の多重化データ収集システムにおいて



Table of Contents

1 特長1	7 Application and Implementation	<mark>27</mark>
2 アプリケーション1	7.1 Application Information	
3 概要1	7.2 Typical Applications	27
4 Pin Configuration and Function2	7.3 Power Supply Recommendations	29
5 Specifications5	7.4 Layout	
5.1 Absolute Maximum Ratings5	8 Device and Documentation Support	
5.2 ESD Ratings5	8.1 Device Support	32
5.3 Recommended Operating Conditions5	8.2 Documentation Support	32
5.4 Thermal Information for Single Channel	8.3ドキュメントの更新通知を受け取る方法	32
5.5 Thermal Information for Dual Channel6	8.4 サポート・リソース	32
5.6 Thermal Information for Quad Channel	8.5 Trademarks	32
5.7 Electrical Characteristics7	8.6 静電気放電に関する注意事項	32
5.8 Typical Characteristics9	8.7 用語集	33
6 Detailed Description17	9 Revision History	
6.1 Overview17	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram17	Information	33
6.3 Feature Description18	10.1 Tape and Reel Information	
6.4 Device Functional Modes26	10.2 Mechanical Data	

4 Pin Configuration and Function




図 4-1. OPA990-Q1 DBV Package, 5-Pin SOT-23 (Top View)




図 4-2. OPA990-Q1 DCK Package, 5-Pin SC70 (Top View)

表 4-1. Pin Functions: OPA990-Q1

	PIN		- TYPE ⁽¹⁾	DESCRIPTION	
NAME	DBV	DCK	I TPE		
IN+	3	1	I	Noninverting input	
IN-	4	3	I	Inverting input	
OUT	1	4	0	Output	
V+	5	5	_	Positive (highest) power supply	
V–	2	2	_	Negative (lowest) power supply	

(1) I = input, O = output






図 4-3. OPA2990-Q1 D and DGK Package, 8-Pin SOIC and VSSOP (Top View)

表 4-2. Pin Functions: OPA2990-Q1

	PIN	TYPE(1)	DESCRIPTION	
NAME	NO.	ITPE(')	DESCRIPTION	
IN1+	3	I	Noninverting input, channel 1	
IN1-	2	I	Inverting input, channel 1	
IN2+	5	I	Noninverting input, channel 2	
IN2-	6	I	Inverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V+	8	_	Positive (highest) power supply	
V-	4	_	Negative (lowest) power supply	

⁽¹⁾ I = input, O = output






図 4-4. OPA4990-Q1 D and PW Package, 14-Pin SOIC and TSSOP (Top View)

表 4-3. Pin Functions: OPA4990-Q1

	2C + CIT III I anomono CI / 14000 CI				
	PIN	TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.	1112	DEGGKII TION		
IN1+	3	I	Noninverting input, channel 1		
IN1-	2	I	Inverting input, channel 1		
IN2+	5	1	Noninverting input, channel 2		
IN2-	6	1	Inverting input, channel 2		
IN3+	10	1	Noninverting input, channel 3		
IN3-	9	I	Inverting input, channel 3		
IN4+	12	I	Noninverting input, channel 4		
IN4-	13	1	Inverting input, channel 4		
NC	_	_	Do not connect		
OUT1	1	0	Output, channel 1		
OUT2	7	0	Output, channel 2		
OUT3	8	0	Output, channel 3		
OUT4	14	0	Output, channel 4		
V+	4	_	Positive (highest) power supply		
V-	11	_	Negative (lowest) power supply		

(1) I = input, O = output

English Data Sheet: SBOSAH7



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V _S = (V+) – (V–)	0	42	V
	Common-mode voltage ⁽³⁾	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage ⁽³⁾		V _S + 0.2	V
	Current ⁽³⁾	-10	10	mA
Output short-circuit(2)	,	Continuous		
Operating ambient temper	erature, T _A	-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{st}	9	-65	150	°C

- (1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package. Extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual destruction. For more information, see the *Thermal Protection* section.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	2.7	40	V
VI	Input voltage range	(V-) - 0.2	(V+) + 0.2	V
T _A	Specified temperature	-40	125	°C

English Data Sheet: SBOSAH7



5.4 Thermal Information for Single Channel

		OPAS	90-Q1	
	THERMAL METRIC ⁽¹⁾		DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.1	204.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	113.6	116.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.5	51.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	37.2	24.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.3	51.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Thermal Information for Dual Channel

		OP	OPA2990-Q1		
	THERMAL METRIC ⁽¹⁾		DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.7	189.3	°C/W	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	78.7	75.8	°C/W	
R _{θJB}	Junction-to-board thermal resistance	82.2	111.0	°C/W	
Ψлт	Junction-to-top characterization parameter	27.8	15.4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	81.4	109.3	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.6 Thermal Information for Quad Channel

		OPA4	990-Q1	
	THERMAL METRIC(1)	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	105.2	134.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	61.2	55.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	61.1	79.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.4	9.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.7	78.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



5.7 Electrical Characteristics

For V_S = (V+) – (V–) = 2.7V to 40V (±1.35V to ±20V) at T_A = 25°C, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT	
OFFSET V	OLTAGE			1				
\/	Input offset voltage	V _{CM} = V-			±0.3	±2.1	mV	
V _{OS}	input onset voltage	V _{CM} = V-	T _A = -40°C to 125°C			±2.26	IIIV	
dV _{OS} /dT	Input offset voltage drift		T _A = -40°C to 125°C		±0.6		μV/°C	
PSRR	Input offset voltage versus	V _{CM} = V-, V _S = 4V to 40V	T _A = -40°C to 125°C		±0.1	±1.3	µV/V	
FORK	power supply	$V_{CM} = V_{-}, V_{S} = 2.7V \text{ to } 40V^{(1)}$	1 _A = -40 C to 125 C		±0.75	±10	μν/ν	
	Channel separation	f = 0Hz			5		μV/V	
INPUT BIA	S CURRENT							
I _B	Input bias current				±10		pA	
Ios	Input offset current				±5		pA	
NOISE								
E _N	Input voltage noise	= 0.1Hz to 10Hz			6		μV _{PP}	
∟N	Imput voltage hoise	1 - 0.1112 to 10112	= 0.1HZ to 10HZ		1		μV_{RMS}	
Δ	Input voltage noise density	f = 1kHz	f = 1kHz		30		nV/√ Hz	
e _N	input voltage holse defisity	f = 10kHz			28		110/1112	
i _N	Input current noise	f = 1kHz			2		fA/√ Hz	
INPUT VO	LTAGE RANGE							
V_{CM}	Common-mode voltage range			(V-) - 0.2		(V+) + 0.2	V	
		V _S = 40V, (V–) – 0.1V < V _{CM} < (V+) – 2V (PMOS pair)		97	115			
		V _S = 4V, (V–) – 0.1V < V _{CM} < (V+) – 2V (PMOS pair)		72	90		dB	
CMRR	Common-mode rejection ratio	$V_S = 2.7V$, $(V-) - 0.1V < V_{CM} < (V+) - 2V (PMOS pair)^{(1)}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	70	90		dB	
		V _S = 2.7 – 40V, (V+) – 1V < V _{CM} < (V+) + 0.1V (NMOS pair)			80			
		(V+) - 2V < V _{CM} < (V+) - 1V		See Offset Volt	age (Transiti Characteristi		the <i>Typical</i>	
INPUT CA	PACITANCE	·						
Z _{ID}	Differential				540 3		GΩ pF	
Z _{ICM}	Common-mode				6 1		TΩ pF	



5.7 Electrical Characteristics (続き)


For $V_S = (V+) - (V-) = 2.7V$ to 40V (±1.35V to ±20V) at $T_A = 25$ °C, $R_L = 10k\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT		
OPEN-LO	OP GAIN								
		$V_S = 40V, V_{CM} = V_S / 2,$	$_{S} = 40V, V_{CM} = V_{S} / 2,$ 120						
		$V_S = 40V$, $V_{CM} = V_S / 2$, $(V-) + 0.1V < V_O < (V+) - 0.1V$	T _A = -40°C to 125°C		142				
•	0	$V_S = 4V, V_{CM} = V_S / 2,$		104	130		dB		
A _{OL}	Open-loop voltage gain	$(V-) + 0.1V < V_O < (V+) - 0.1V$	T _A = -40°C to 125°C		125				
		$V_S = 2.7V, V_{CM} = V_S / 2,$		99	118		dB		
		$(V-) + 0.1V < V_O < (V+) - 0.1V^{(1)}$	T _A = -40°C to 125°C		117		dB		
FREQUEN	ICY RESPONSE								
GBW	Gain-bandwidth product				1.1		MHz		
SR	Slew rate	V _S = 40V, G = +1, C _L = 20pF			4.5		V/µs		
		To 0.1%, V _S = 40V, V _{STEP} = 10V ,	G = +1, CL = 20pF		4				
	0-44:	To 0.1%, V _S = 40V, V _{STEP} = 2V , 0	G = +1, CL = 20pF		2				
t _S	Settling time	To 0.01%, V _S = 40V, V _{STEP} = 10V	, G = +1, CL = 20pF		5				
		To 0.01%, V _S = 40V, V _{STEP} = 2V ,	G = +1, CL = 20pF		3	130 125 118 117 1.1 4.5 4 2 5 3 60 600			
	Phase margin	$G = +1, R_L = 10k\Omega, C_L = 20pF$			60				
	Overload recovery time	V _{IN} × gain > V _S			600		ns		
THD+N	Total harmonic distortion + noise	V _S = 40V, V _O = 1V _{RMS} , G = 1, f =	1kHz	(0.00162%				
OUTPUT									
			V _S = 40V, R _L = no load		2				
			$V_S = 40V, R_L = 10k\Omega$		45	60			
	Note and automate and a financial	Danition and manetice	$V_S = 40V$, $R_L = 2k\Omega$		200	300	1		
	Voltage output swing from rail	Positive and negative rail headroom	$V_S = 2.7V$, $R_L = no$ load		1		mV		
			$V_S = 2.7V, R_L = 10k\Omega$		5	20			
			$V_S = 2.7V, R_L = 2k\Omega$		25	50			
I _{SC}	Short-circuit current		1		±80		mA		
C _{LOAD}	Capacitive load drive								
Z _O	Open-loop output impedance	f = 1MHz, I _O = 0 A			575		Ω		
POWER S	UPPLY	•							
		OPA2990-Q1, OPA4990-Q1, I _O =			120	150			
	Quiescent current per	0 A	T _A = -40°C to 125°C			160			
IQ	amplifier	ODA000 O4 1 - 0 A			130	170	μA		
		OPA990-Q1, I _O = 0 A	PA990-Q1, $I_0 = 0$ A $T_A = -40^{\circ}$ C to 125°C						
	Turn-on time	At $T_A = 25$ °C, $V_S = 40$ V, V_S ramp	rate > 0.3V/µs		40		μs		


(1) Specified by characterization only.




5.8 Typical Characteristics






































6 Detailed Description


6.1 Overview

The OPAx990-Q1 family (OPA990-Q1, OPA2990-Q1, and OPA4990-Q1) is a family of high voltage (40V) general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input or output, low offset $(\pm 300 \mu V, typ)$, and low offset drift $(\pm 0.6 \mu V)^{\circ}C$, typ).

Unique features such as differential and common-mode input voltage range to the supply rail, high short-circuit current (±80mA), and high slew rate (4.5V/µs) make the OPAx990-Q1 an extremely flexible, robust, and high-performance operational amplifier for high-voltage automotive applications.

6.2 Functional Block Diagram



English Data Sheet: SBOSAH7



6.3 Feature Description

6.3.1 Input Protection Circuitry

The OPAx990-Q1 uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. \boxtimes 6-1 shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in \boxtimes 6-2. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.





図 6-1. OPAx990-Q1 Input Protection Does Not Limit Differential Input Capability



☑ 6-2. Back-to-Back Diodes Create Settling Issues

The OPAx990-Q1 family of operational amplifiers provides a true high-impedance differential input capability for high-voltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input applications. The OPA990-Q1 tolerates a maximum differential swing (voltage between inverting and non-inverting pins of the op amp) of up to 40V, making the device an excellent choice for use as a comparator or in applications with fast-ramping input signals such as data-acquisition systems; for more information, see the MUX-Friendly Precision Operational Amplifiers application brief.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



6.3.2 EMI Rejection

The OPAx990-Q1 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx990-Q1 benefits from these design improvements. Texas Instruments developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. 区 6-3 shows the results of this testing on the OPAx990-Q1. 表 6-1 provides the EMIRR IN+ values for the OPAx990-Q1 at particular frequencies commonly encountered in real-world applications. For detailed information on the topic of EMIRR performance as it relates to op amps, see the *EMI Rejection Ratio of Operational Amplifiers* application report.




図 6-3. EMIRR Testing

表 6-1. OPA990-Q1 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+					
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications						
900MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications						
1.8GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1GHz to 2GHz)	77.8dB					
2.4GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, automotive, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)	78.0dB					
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8dB					
5GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	87.6dB					



6.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPAx990-Q1 is 150°C. Exceeding this temperature causes damage to the device. The OPAx990-Q1 has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170° C. \boxtimes 6-4 shows an application example for the OPA990-Q1 that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature must reach 177° C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. \boxtimes 6-4 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R_L . If the condition that caused excessive power dissipation is not removed, then the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.




図 6-4. Thermal Protection

6.3.4 Capacitive Load and Stability

The OPAx990-Q1 features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. As shown in \boxtimes 6-5 and \boxtimes 6-6, increasing the gain enhances the ability of the amplifier to drive greater capacitive loads. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.





図 6-5. Small-Signal Overshoot vs Capacitive Load (10mV Output Step, G = 1)



☑ 6-6. Small-Signal Overshoot vs Capacitive Load
(10mV Output Step, G = -1)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor, $R_{\rm ISO}$, in series with the output, as shown in \boxtimes 6-7. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio $R_{\rm ISO}$ / $R_{\rm L}$, and is generally negligible at low output levels. A high capacitive load drive makes the OPAx990-Q1 an excellent choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in \boxtimes 6-7 uses an isolation resistor, $R_{\rm ISO}$, to stabilize the output of an op amp. $R_{\rm ISO}$ modifies the open-loop gain of the system for increased phase margin.




図 6-7. Extending Capacitive Load Drive With the OPA990-Q1



6.3.5 Common-Mode Voltage Range

The OPAx990-Q1 is a 40V, true rail-to-rail input operational amplifier with an input common-mode range that extends 200 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in \boxtimes 6-8. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) – 2V. There is a small transition region, typically (V+) – 2V to (V+) – 1V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.

☑ 5-5 shows this transition region for a typical device in terms of input voltage offset in more detail.

For more information on common-mode voltage range and PMOS/NMOS pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




図 6-8. Rail-to-Rail Input Stage

6.3.6 Phase Reversal Protection

The OPAx990-Q1 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPAx990-Q1 is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in \boxtimes 6-9. For more information on phase reversal, see *Op Amps With Complementary-Pair Input Stages* application note.

Copyright © 2024 Texas Instruments Incorporated






図 6-9. No Phase Reversal

English Data Sheet: SBOSAH7



6.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. \boxtimes 6-10 shows an illustration of the ESD circuits contained in the OPAx990-Q1 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




図 6-10. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and has a very high voltage (for example; 1kV, 100ns), whereas an EOS event is long in duration and has a lower voltage (for example; 50V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

Copyright © 2024 Texas Instruments Incorporated



6.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPAx990-Q1 is approximately 600ns.

6.3.9 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the target value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* (*bell curve*), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.




図 6-11. Gaussian Distribution

 \boxtimes 6-11 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from μ – σ to μ + σ).

Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation (μ + σ) to most accurately represent the typical value.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25



This chart can be used to calculate approximate probability of a specification in a unit; for example, for OPAx990-Q1, the typical input voltage offset is $300\mu\text{V}$, so 68.2% of all OPAx990-Q1 devices are expected to have an offset from $-300\mu\text{V}$ to $+300\mu\text{V}$. At 4 σ ($\pm1200\mu\text{V}$), 99.9937% of the distribution has an offset voltage less than $\pm1200\mu\text{V}$, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are specified by TI, and units outside these limits will be removed from production material. For example, the OPAx990-Q1 family has a maximum offset voltage of 2.1 mV at 25 $^{\circ}$ C, and even though this corresponds to 7 $_{\circ}$, which is extremely unlikely, any unit with larger offset than 2.1 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for the application, and design worst-case conditions using this value. For example, the 6σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the OPAx990-Q1 family does not have a maximum or minimum for offset voltage drift, but based on \boxtimes 5-2 and the typical value of $0.6\mu\text{V/°C}$ in the *Electrical Characteristics* table, it can be calculated that the 6σ value for offset voltage drift is about $3.6\mu\text{V/°C}$. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should only be used to estimate the performance of a device.

6.4 Device Functional Modes

The OPAx990-Q1 has a single functional mode and is operational when the power-supply voltage is greater than or equal to 2.7V (±1.35V). The maximum power supply voltage for the OPAx990-Q1 is 40V (±20V).

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

26

Product Folder Links: OPA4990-Q1



7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The OPAx990-Q1 family offers excellent DC precision and AC performance. These devices operate up to 40V supply rails and offer true rail-to-rail input or output, low offset voltage and offset voltage drift, as well as 1.1MHz bandwidth and high output drive. These features make the OPAx990-Q1 a robust, high-performance operational amplifier for high-voltage automotive applications.

7.2 Typical Applications

7.2.1 Low-Side Current Measurement

☑ 7-1 shows the OPAx990-Q1 configured in a low-side current sensing application. For a full analysis of the circuit shown in ☑ 7-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *0-A to 1-A Single-Supply Low-Side Current-Sensing Solution*.




図 7-1. OPAx990-Q1 in a Low-Side, Current-Sensing Application

7.2.1.1 Design Requirements

The design requirements for this design are:

Load current: 0 A to 1 AOutput voltage: 4.9V

Maximum shunt voltage: 100 mV



7.2.1.2 Detailed Design Procedure

The transfer function of the circuit in \boxtimes 7-1 is given in \rightrightarrows 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain \tag{1}$$

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using \vec{z} 2.

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100 \, mV}{1 \, A} = 100 \, m\Omega \tag{2}$$

Using $\not \lesssim 2$, R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the OPA990-Q1 to produce an output voltage of 0V to 4.9V. The gain needed by the OPA990-Q1 to produce the necessary output voltage is calculated using $\not \lesssim 3$.

$$Gain = \frac{(V_{OUT_MAX} - V_{OUT_MIN})}{(V_{IN_MAX} - V_{IN_MIN})}$$
(3)

Using $\not \lesssim$ 3, the required gain is calculated to be 49V/V, which is set with resistors R_F and R_G. $\not \lesssim$ 4 is used to size the resistors, R_F and R_G, to set the gain of the OPA990-Q1 to 49V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{4}$$

Choosing R_F as 360 k Ω , R_G is calculated to be 7.5 k Ω . R_F and R_G were chosen as 360 k Ω and 7.5 k Ω because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. \boxtimes 7-2 shows the measured transfer function of the circuit shown in \boxtimes 7-1.

7.2.1.3 Application Curve




図 7-2. Low-Side, Current-Sense, Transfer Function

7.2.2 Slew Rate Limit for Input Protection

In control systems for valves or motors, abrupt changes in voltages or currents can cause mechanical damages. By controlling the slew rate of the command voltages into the drive circuits, the load voltages ramps up and down at a safe rate. For symmetrical slew-rate applications (positive slew rate equals negative slew rate), one additional op amp provides slew-rate control for a given analog gain stage. The unique input protection and high output current and slew rate of the OPAx990-Q1 make the device an optimal amplifier to achieve slew rate control for both dual- and single-supply systems. \boxtimes 7-3 shows the OPA990-Q1 in a slew-rate limit design.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated






図 7-3. Slew Rate Limiter Uses One Op Amp

7.3 Power Supply Recommendations

The OPAx990-Q1 is specified for operation from 2.7V to 40V (±1.35V to ±20V); many specifications apply from – 40°C to 125°C or with specific supply voltages and test conditions. For parameters that can exhibit significant variance regarding operating voltage or temperature, see the *Typical Characteristics* section.

注意

Supply voltages larger than 40V can permanently damage the device; for more information, see the *Absolute Maximum Ratings* section.

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

7.4 Layout

7.4.1 Layout Guidelines

For best operational performance, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
 Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Physically separate the digital and
 analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, then crossing the sensitive trace perpendicular is much better as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in 🗵 7-5, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

7.4.2 Layout Example




図 7-4. Schematic Representation




図 7-5. Operational Amplifier Board Layout for Noninverting Configuration




図 7-6. Example Layout for SC70 (DCK) Package

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated






図 7-7. Example Layout for VSSOP-8 (DGK) Package



8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

注

These files require that either the TINA software (from DesignSoft[™]) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, MUX-Friendly, Precision Operational Amplifiers application brief
- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application report
- Texas Instruments, Op Amps With Complementary-Pair Input Stages application note

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.5 Trademarks

TINA-TI[™] is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA[™] and DesignSoft[™] are trademarks of DesignSoft, Inc.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

Product Folder Links: OPA4990-Q1

Copyright © 2024 Texas Instruments Incorporated

8.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (October 2023) to Revision A (February 2024)


Page

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




10.1 Tape and Reel Information



TAPE DIMENSIONS Ф B0 ▼ Ф


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
	<u> </u>

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4990QPWRQ1	TSSOP	PW	14	3000	330	12.4	6.9	5.6	1.6	8	12	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4990QPWRQ1	TSSOP	PW	14	3000	356	356	35




10.2 Mechanical Data

MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



Copyright © 2024 Texas Instruments Incorporated



LAND PATTERN DATA

PW (R-PDSO-G14) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) 14x0,30 -12x0,65 -12x0,6514x1,55 5,60 5,60 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,35Example 1,60 Solder Mask Opening (See Note E) -0,07All Around 4211284-2/G 08/15

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 19-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4990QPWRQ1	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Q4990PW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA4990-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 19-Apr-2024

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated