







TPS748 JAJS238M - JANUARY 2007 - REVISED APRIL 2023

TPS748 プログラマブル・ソフトスタート機能付き、1.5A 低ドロップアウト・ リニア・レギュレータ

1 特長

- V_{OUT} 範囲:0.8V~3.6V
- 非常に低い V_{IN} 範囲:0.8V~5.5V
- V_{BIAS} 範囲:2.7V~5.5V
- 低いドロップアウト:60mV (1.5A 時標準値、V_{BIAS} =
- パワー・グッド (PG) 出力の活用で、電源電圧の監視 や、他の電源へのシーケンシング信号の供給が可能
- ライン、負荷、温度の各範囲にわたって 2% の精度
- プログラム可能なソフトスタートにより、直線的に電圧が 立ち上がるようにスタートアップさせることが可能
- V_{BIAS} により、優れた過渡応答の低 V_{IN} 動作を実現
- 任意の出力コンデンサ (≥ 2.2µF) で安定的に動作
- 3mm×3mm×1mm VSON-10 および 5mm×5mm VQFN-20 パッケージで供給されます

2 アプリケーション

- ネットワーク接続ストレージ (NAS) エンタープライズ
- ラック・サーバー
- ネットワーク・インターフェイス・カード (NIC)
- 商用ネットワークとサーバーの PSU (電源)

3 概要


TPS748 低ドロップアウト (LDO) リニア・レギュレータは、 広範なアプリケーション向けの使いやすく堅牢な電力管理 ソリューションです。ソフトスタートをユーザーがプログラム できるので、スタートアップ時の容量性突入電流を低減し て、入力電源のストレスを最小限に抑えることができます。 ソフトスタートは単調性で、多くの種類のプロセッサや ASIC の電源供給向けに設計されています。イネーブル 入力とパワー・グッド出力により、外部レギュレータとの間 でシーケンシングを簡単に実行できます。この優れた柔軟 性により、FPGA、DSP、および特殊なスタートアップ要件 を持つ他のアプリケーションのシーケンス要件を満たすソ リューションを構成できます。

高精度の基準電圧およびエラー・アンプは、負荷、ライン、 温度、プロセスの全体にわたって 2% の精度を維持しま す。本デバイスは 2.2µF 以上の任意のタイプのコンデン サで安定して動作し、T」 = -40℃~+125℃で仕様が規定 されています。TPS748 は、小型の 3mm × 3mm VSON-10 パッケージで供給されるため、非常に小さいト ータル・ソリューション・サイズを実現できます。このデバイ スは、TPS744 との互換性を確保するため、5mm × 5mm の VQFN-20 パッケージでも供給されます。


パッケージ情報

部品番号	パッケージ (1)	本体サイズ (公称)	
TPS748	DRC (VSON, 10)	3.00mm × 3.00mm	
	RGW (VQFN, 20)	5.00mm × 5.00mm	

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



代表的なアプリケーション回路 (可変)



電源オン応答



Table of Contents

1 特長 1	7.2 Functional Block Diagram	
2 アプリケーション1	7.3 Feature Description	17
3 概要1	7.4 Device Functional Modes	19
4 Revision History2	7.5 Programming	20
5 Pin Configuration and Functions3	8 Application and Implementation	22
6 Specifications4	8.1 Application Information	22
6.1 Absolute Maximum Ratings	8.2 Typical Applications	
6.2 ESD Ratings	8.3 Power Supply Recommendations	
6.3 Recommended Operating Conditions4	8.4 Layout	
6.4 Thermal Information	9 Device and Documentation Support	
6.5 Electrical Characteristics: Other Orderable	9.1 Device Support	
Devices (non-M3 Suffix)6	9.2 Documentation Support	
6.6 Electrical Characteristics: Orderable Device with	9.3ドキュメントの更新通知を受け取る方法	
M3 suffix7	9.4 サポート・リソース	
	9.5 Trademarks	
6.7 代表的特性: l _{OUT} = 50mA8	9.6 静電気放電に関する注意事項	
6.8 Typical Characteristics: I _{OUT} = 1 A		
6.9 Typical Characteristics: I _{OUT} = 50 mA (M3 Suffix) 12	9.7 用語集	30
6.10 Typical Characteristics: I _{OUT} = 1 A (M3 Suffix) 16	10 Mechanical, Packaging, and Orderable	•
7 Detailed Description17	Information	32
7.1 Overview		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision L (March 2017) to Revision M (April 2023)	Page
・ ドキュメント全体にわたって表、図、相互参照の採番方法を更新	
ドキュメント全体を通して QFN を VQFN に変更	1
• M3 デバイスをドキュメントに追加し、M3 固有の「電気的特性」表と「代表的特性」セクションを追加	
• 「アプリケーション」セクションにリンクを追加	1
Changes from Revision K (February 2015) to Revision L (March 2017)	Page
Added active pulldown to Functional Block Diagram	17
Added Equation 1 and corresponding description to Enable/Shutdown section	17



5 Pin Configuration and Functions



図 5-1. DRC Package, 10-Pin VSON With Thermal Pad (Top View)




図 5-2. RGW Package, 20-Pin VQFN (Top View)

表 5-1. Pin Functions

	PIN		I/O	DESCRIPTION	
NAME	VSON	VQFN	1/0	DESCRIPTION	
BIAS	4	10	I	Bias input voltage for error amplifier, reference, and internal control circuits. A 1-µF or larger input capacitor is recommended for optimal performance. If IN is connected to BIAS, a 4.7-µF or larger capacitor must be used.	
EN	5	11	1	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left unconnected.	
FB	8	16	1	Feedback pin. The feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.	
GND	6	12	— Ground		
IN	1, 2	5-8	Input to the device. A 1-µF or larger input capacitor is recommended for optimal performance.		
NC	N/A	2-4, 13, 14, 17	No connection. This pin can be left floating or connected to GND to allow better t contact to the top-side plane.		
OUT	9, 10	1, 18-20	0	Regulated output voltage. A small capacitor (total typical capacitance ≥ 2.2 µF, ceramic) is needed from this pin to ground to assure stability.	
PG	3	9	0	Power Good pin. An open-drain, active-high output that indicates the status of $V_{OUT}.$ When V_{OUT} exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V_{OUT} is below this threshold the pin is driven to a low-impedance state. A pull-up resistor from 10 $k\Omega$ to 1 $M\Omega$ should be connected from this pin to a supply of up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left unconnected if output monitoring is not necessary.	
ss	7	15	_	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left unconnected, the regulator output soft-start ramp time is typically 200 µs.	
Thermal pa	d		_	Must be soldered to the ground plane for increased thermal performance. Internally connected to ground.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{IN} , V _{BIAS}	Input voltage	-0.3	6	V
V _{EN}	Enable voltage	-0.3	6	V
V_{PG}	Power good voltage	-0.3	6	V
I _{PG}	PG sink current	0	1.5	mA
V _{SS}	Soft-start voltage	-0.3	6	V
V _{FB}	Feedback voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	V _{IN} + 0.3	V
I _{OUT}	Maximum output current	Internally limited		
	Output short-circuit duration	Indefin	ite	
P _{DISS}	Continuous total power dissipation	See Thermal In	nformation	
TJ	Junction Temperature	-40	150	°C
T _{stg}	Storage Temperature	-55	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	V _{OUT} + V _{DO} (V _{IN})	V _{OUT} + 0.3	5.5	V
V _{EN}	Enable supply voltage		V _{IN}	5.5	V
V _{BIAS} (1)	BIAS supply voltage	V _{OUT} + V _{DO} (V _{BIAS}) ⁽²⁾	V _{OUT} + 1.6 ⁽²⁾	5.5	V
V _{OUT}	Output voltage	0.8		3.3	V
I _{OUT}	Output current	0		1.5	Α
C _{OUT}	Output capacitor	2.2			μF
C _{IN}	Input capacitor ⁽³⁾	1			μF
C _{BIAS}	Bias capacitor	0.1	1		μF
TJ	Operating junction temperature	-40		125	°C

- (1) BIAS supply is required when V_{IN} is below V_{OUT} + 1.62 V.
- (2) V_{BIAS} has a minimum voltage of 2.7 V or V_{OUT} + V_{DO} (V_{BIAS}), whichever is higher.
- (3) If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μ F.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.4 Thermal Information

			TPS748		
	THERMAL METRIC(1)	RGW (VQFN)	RGW (VQFN) DRC (VSON) DRC (VS		
		20 PINS	10 PINS	10 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	35.6	44.2	47.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.3	50.3	63.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15	19.6	19.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	0.7	4.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.2	17.8	19.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.8	4.3	3.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

⁽²⁾ M3 suffix



6.5 Electrical Characteristics: Other Orderable Devices (non-M3 Suffix)

at V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{BIAS} = 0.1 μ F, C_{IN} = C_{OUT} = 10 μ F, C_{NR} = 1 nF, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_J = -40° C to 125°C (unless otherwise noted); typical values are at T_J = 25°C

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{REF}	Internal reference (Adj.)		0.796	0.8	0.804	V	
ΔV _{OUT (ΔVIN)}	Output voltage range	V _{IN} = 5 V, I _{OUT} = 1.5 A	V _{REF}		3.6	V	
ΔV _{OUT (ΔVIN)}	Accuracy ⁽¹⁾	2.97 V ≤ V _{BIAS} ≤ 5.5 V, 50 mA ≤ I _{OUT} ≤ 1.5 A	-2	±0.5	2	%	
ΔV _{OUT (ΔΙΟυΤ)}	Line regulation	$V_{OUT(nom)} + 0.3 \le V_{IN} \le 5.5 \text{ V}$		0.03		%/V	
V _{OUT}	Load regulation	50 mA ≤ I _{OUT} ≤ 1.5 A		0.09		%/A	
V	V _{IN} dropout voltage ⁽²⁾	$I_{OUT} = 1.5 \text{ A}, V_{BIAS} - V_{OUT(nom)} \ge 3.25 \text{ V}^{(3)}$		60	165	mV	
V_{DO}	V _{BIAS} dropout voltage ⁽²⁾	I _{OUT} = 1.5 A, V _{IN} = V _{BIAS}		1.31	1.6	V	
I _{CL}	Output current limit	V _{OUT} = 80% × V _{OUT(nom)}	2		5.5	Α	
I _{BIAS}	BIAS pin current			1	2	mA	
I _{SHDN}	Shutdown supply current (I _{GND})	V _{EN} ≤ 0.4 V		1	50	μΑ	
I _{FB}	Feedback pin current		-1	0.15	1	μA	
	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		60			
DCDD	(V _{IN} to V _{OUT})	300 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		30			
PSRR	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		50		dB	
	(V _{BIAS} to V _{OUT})	300 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		30			
V _n	Output noise voltage	BW = 100 Hz to 100 kHz, I _{OUT} = 1.5 A, C _{SS} = 1 nF		25 × V _{OUT}		μVrms	
t _{STR}	Minimum startup time	R _{LOAD} for I _{OUT} = 1.0 A, C _{SS} = open		200		μs	
I _{SS}	Soft-start charging current	V _{SS} = 0.4 V		440		nA	
V _{EN(hi)}	Enable input high level		1.1		5.5	V	
V _{EN(lo)}	Enable input low level		0		0.4	V	
V _{EN(hys)}	Enable pin hysteresis			50		mV	
V _{EN(dg)}	Enable pin deglitch time			20		μs	
I _{EN}	Enable pin current	V _{EN} = 5 V		0.1	1	μA	
V _{IT}	PG trip threshold	V _{OUT} decreasing	85	90	94	%V _{OUT}	
V _{HYS}	PG trip hysteresis			3		%V _{OUT}	
V _{PG(Io)}	PG output low voltage	I _{PG} = 1 mA (sinking), V _{OUT} < V _{IT}			0.3	V	
I _{PG(lkg)}	PG leakage current	V _{PG} = 5.25 V, V _{OUT} > V _{IT}		0.1	1	μA	
т	Thermal shutdown	Shutdown, temperature increasing		165		°C	
T _{SD}	temperature	Reset, temperature decreasing		140		°C	

⁽¹⁾ Adjustable devices tested at 0.8 V; resistor tolerance is not taken into account.

 ⁽²⁾ Dropout is defined as the voltage from V_{IN} to V_{OUT} when V_{OUT} is 3% below nominal.
 (3) 3.25 V is a test condition of this device and can be adjusted by referring to Figure 6.6.



6.6 Electrical Characteristics: Orderable Device with M3 suffix

at V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{BIAS} = 0.1 μ F, C_{IN} = C_{OUT} = 10 μ F, C_{NR} = 1 nF, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_J = -40° C to 125 °C (unless otherwise noted); typical values are at T_J = 25 °C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{REF}	Internal reference (Adj.)	T _A = +25°C	0.796	0.8	0.804	V	
ΔV _{OUT (ΔVIN)}	Output voltage range	V _{IN} = 5 V, I _{OUT} = 1.5 A	V _{REF}		3.6	V	
ΔV _{OUT (ΔVIN)}	Accuracy ⁽¹⁾	2.97 V ≤ V _{BIAS} ≤ 5.5 V, 50 mA ≤ I _{OUT} ≤ 1.5 A	-1	±0.3	1	%	
ΔV _{OUT (ΔΙΟυΤ)}	Line regulation	$V_{OUT(nom)} + 0.3 \le V_{IN} \le 5.5 \text{ V}$		0.001		%/V	
V _{OUT}	Load regulation	50 mA ≤ I _{OUT} ≤ 1.5 A		0.09		%/A	
\/	V _{IN} dropout voltage ⁽²⁾	$I_{OUT} = 1.5 \text{ A}, V_{BIAS} - V_{OUT(nom)} \ge 3.25 V^{(3)}$		50	95	mV	
V_{DO}	V _{BIAS} dropout voltage ⁽²⁾	I _{OUT} = 1.5 A, V _{IN} = V _{BIAS}		1.31	1.4	V	
I _{CL}	Output current limit	$V_{OUT} = 80\% \times V_{OUT(nom)}$	2		5.5	Α	
I _{BIAS}	BIAS pin current			1	1.2	mA	
I _{SHDN}	Shutdown supply current (I _{GND})	V _{EN} ≤ 0.4 V		0.85	2.75	μA	
I _{FB}	Feedback pin current		-30	0.15	30	nA	
	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		60			
PSRR	(V _{IN} to V _{OUT})	300 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		30	dB		
PORK	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		57		QD.	
	(V _{BIAS} to V _{OUT})	300 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		49			
V _n	Output noise voltage	BW = 100 Hz to 100 kHz, I _{OUT} = 1.5 A, C _{SS} = 1 nF		20		μVrms x Vout	
t _{STR}	Minimum startup time	R _{LOAD} for I _{OUT} = 1.0 A, C _{SS} = open		250		μs	
I _{SS}	Soft-start charging current	V _{SS} = 0.4 V		530		nA	
V _{EN(hi)}	Enable input high level		1.1		5.5	V	
V _{EN(lo)}	Enable input low level		0		0.4	V	
V _{EN(hys)}	Enable pin hysteresis			55		mV	
V _{EN(dg)}	Enable pin deglitch time			20		μs	
I _{EN}	Enable pin current	V _{EN} = 5 V		0.1	0.25	μA	
V _{IT}	PG trip threshold	V _{OUT} decreasing	85	90	94	%V _{OUT}	
V _{HYS}	PG trip hysteresis			2.5		%V _{OUT}	
V _{PG(Io)}	PG output low voltage	I _{PG} = 1 mA (sinking), V _{OUT} < V _{IT}			0.12	V	
I _{PG(lkg)}	PG leakage current	V _{PG} = 5.25 V, V _{OUT} > V _{IT}		0.001	0.05	μΑ	
T	Thermal shutdown	Shutdown, temperature increasing		165		°C	
T _{SD}	temperature	Reset, temperature decreasing		140		°C	


⁽¹⁾ Adjustable devices tested at 0.8 V; resistor tolerance is not taken into account.

 ⁽²⁾ Dropout is defined as the voltage from V_{IN} to V_{OUT} when V_{OUT} is 3% below nominal.
 (3) 3.25 V is a test condition of this device and can be adjusted by referring to Figure 6.29.




6.7 代表的特性: I_{OUT} = 50mA

 T_J = 25°C、 V_{IN} = $V_{OUT(nom)}$ + 0.3V、 V_{BIAS} = 5V、 I_{OUT} = 50mA、 V_{EN} = V_{IN} 、 C_{IN} = 1 μ F、 C_{BIAS} = 4.7 μ F、および C_{OUT} = 10 μ F (特に記述のない限り)



6.7 代表的特性: I_{OUT} = 50mA (continued)

 T_J = 25°C、 V_{IN} = $V_{OUT(nom)}$ + 0.3V、 V_{BIAS} = 5V、 I_{OUT} = 50mA、 V_{EN} = V_{IN} 、 C_{IN} = 1 μ F、 C_{BIAS} = 4.7 μ F、および C_{OUT} = 10 μ F (特に記述のない限り)







図 6-7. V_{IN} ドロップアウト電圧と (V_{BIAS} – V_{OUT}) および温度 (T_J) の 関係

図 6-8. V_{BIAS} ドロップアウト電圧と I_{OUT} および温度 (T_J) の関係







図 6-9. V_{BIAS} PSRR と周波数の関係

図 6-10. V_{IN} PSRR と周波数との関係







図 6-11. V_{IN} PSRR と (V_{IN} –V_{OUT}) の関係 図 6-12. ノイズ・スペクトル密度




6.7 代表的特性:I_{OUT} = 50mA (continued)

 T_J = 25°C、 V_{IN} = $V_{OUT(nom)}$ + 0.3V、 V_{BIAS} = 5V、 I_{OUT} = 50mA、 V_{EN} = V_{IN} 、 C_{IN} = 1 μ F、 C_{BIAS} = 4.7 μ F、および C_{OUT} = 10 μ F (特に記述のない限り)




6.8 Typical Characteristics: I_{OUT} = 1 A






6.9 Typical Characteristics: I_{OUT} = 50 mA (M3 Suffix)






6.9 Typical Characteristics: I_{OUT} = 50 mA (M3 Suffix) (continued)






6.9 Typical Characteristics: I_{OUT} = 50 mA (M3 Suffix) (continued)



1,000 V_{OUT} = 1.2 V, I_{OUT} = 100 mA 500 200 Spectral Noise Density (nV/√Hz) 100 50 20 10 0.5 0.2 0.1 100 10k 10 100k 1M 10M Frequency (Hz)

図 6-35. V_{IN} PSRR vs (V_{IN} - V_{OUT})

図 6-36. Noise Spectral Density







図 6-37. BIAS Pin Current vs Output Current and Temperature (T_J)

図 6-38. BIAS Pin Current vs V_{BIAS} and Temperature (T_J)







図 6-39. Soft-Start Charging Current (I_{SS}) vs Temperature (T_J)

図 6-40. Low-Level PG Voltage vs Current


6.9 Typical Characteristics: I_{OUT} = 50 mA (M3 Suffix) (continued)





6.10 Typical Characteristics: I_{OUT} = 1 A (M3 Suffix)

at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.3 V, V_{BIAS} = 5 V, I_{OUT} = 1 A, V_{EN} = V_{IN} = 1.8 V, V_{OUT} = 1.5 V, C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)





7 Detailed Description


7.1 Overview

The TPS748 is a low-dropout regulator that features soft-start capability. This regulator uses a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass transistor offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS748 to be stable with any capacitor type of value 2.2 μF or greater. Transient response is also superior to PMOS topologies, particularly for low V_{IN} applications.

The TPS748 features a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often required by processor-intensive systems.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable/Shutdown

The enable (EN) pin is active high and is compatible with standard digital signaling levels. V_{EN} below 0.4 V turns the regulator off, while V_{EN} above 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slowly ramping analog signals. This configuration allows the TPS748 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid on-off cycling as a result of small glitches in the V_{EN} signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately –1 mV/°C; process variation accounts for most of the rest of the variation to the 0.4-V and 1.1-V limits. If precise turn-on timing is required, a fast rise-time signal must be used to enable the TPS748.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, connect this pin as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

The TPS748 has an internal active pulldown circuit that connects the output to GND through an 833- Ω resistor when the device is disabled. This resistor discharges the output with a time constant of:

$$\tau = \left(\frac{833 \times R_L}{833 + R_L}\right) \times C_{OUT} \tag{1}$$

7.3.2 Power Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5-V or lower rail through an external pullup resistor. This pin requires at least 1.1 V on V_{BIAS} in order to have a valid output. The PG output is high-impedance when V_{OUT} is greater than $V_{IT} + V_{HYS}$. If V_{OUT} drops below V_{IT} or if V_{BIAS} drops below 1.9 V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1 mA, so the pullup resistor for PG must be in the range of 10 k Ω to 1 M Ω . If output voltage monitoring is not needed, the PG pin can be left floating.

7.3.3 Internal Current Limit

The TPS748 features a factory-trimmed current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 2 A and maintain regulation. The current limit responds in approximately 10 µs to reduce the current during a short-circuit fault.

The internal current limit protection circuitry of the TPS748 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS748 above the rated current degrades device reliability.

7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heat sinking. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS748 is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS748 into thermal shutdown degrades device reliability.

Product Folder Links: TPS748

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



7.4 Device Functional Modes

表 7-1 shows the conditions that lead to the different modes of operation.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{EN}	V _{BIAS}	Іоит	TJ	
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \ge V_{OUT} + 1.6 \text{ V}$	I _{OUT} < I _{CL}	T _J < 125°C	
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	V _{BIAS} < V _{OUT} + 1.6 V	_	T _J < 125°C	
Disabled mode (any true condition disables the device)	V _{IN} < V _{IN(min)}	V _{EN} < V _{EN(low)}	V _{BIAS} < V _{BIAS(min)}	_	T _J > 165°C	

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- · The input voltage and bias voltage are both at least at the respective minimum specifications
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold
- The output current is less than the current limit
- The device junction temperature is less than the maximum specified junction temperature

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass transistor is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold
- The device junction temperature is greater than the thermal shutdown temperature

7.5 Programming

7.5.1 Programmable Soft-Start

The TPS748 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor (C_{SS}). This feature is important for many applications because soft-start eliminates power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transient events to the input power bus.

To achieve a linear and monotonic soft-start, the TPS748 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current (I_{SS}), soft-start capacitance (I_{SS}), and the internal reference voltage (I_{REF}), and can be calculated using $\vec{\pm}$ 2:

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}}$$
 (2)

If large output capacitors are used, the device current limit (I_{CL}) and the output capacitor can set the start-up time. In this case, the start-up time is given by ± 3 :

$$t_{SSCL} = \frac{(V_{OUT(NOM)} \times C_{OUT})}{I_{CL(MIN)}}$$
(3)

where:

- $V_{OUT(nom)}$ is the nominal output voltage
- C_{OUT} is the output capacitance
- I_{CL(min)} is the minimum current limit for the device

In applications where monotonic start up is required, the soft-start time given by ± 2 must be set greater than ± 3 .

The maximum recommended soft-start capacitor is 15 nF. Larger soft-start capacitors can be used and do not damage the device; however, the soft-start capacitor discharge circuit can possibly be unable to fully discharge the soft-start capacitor when enabled. Soft-start capacitors larger than 15 nF can be a problem in applications where the enable pin must be rapidly pulsed and with the device still required to soft-start from ground. C_{SS} must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. See $\frac{1}{2}$ 7-2 for suggested soft-start capacitor values.

表 7-2. Standard Capacitor Values for Programming the Soft-Start Time(1)

C _{SS}	SOFT-START TIME
Open	0.1 ms
270 pF	0.5 ms
560 pF	1 ms
2.7 nF	5 ms
5.6 nF	10 ms
10 nF	18 ms

$$t_{SS}(s) = \frac{V_{REF} \times C_{SS}}{I_{SS}} = \frac{0.8V \times C_{SS}(F)}{0.44 \mu A} \text{ where } t_{SS}(s) = \text{soft-start time in seconds.}$$

Another option to set the start-up rate is to use a feedforward capacitor; see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note for more information.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



7.5.2 Sequencing Requirements

 V_{IN} , V_{BIAS} , and V_{EN} can be sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Connecting EN to IN is acceptable for most applications, as long as V_{IN} is greater than 1.1 V and the ramp rate of V_{IN} and V_{BIAS} is faster than the set soft-start ramp rate.

There are several different start-up responses that are possible, but not typical:

- If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply minus the dropout voltage until reaching the set output voltage
- If EN is connected to BIAS, the device soft-starts as programmed, provided that V_{IN} is present before V_{BIAS}
- If V_{BIAS} and V_{EN} are present before V_{IN} is applied and the set soft-start time has expired, then V_{OUT} tracks V_{IN}
- If the soft-start time has not expired, the output tracks V_{IN} until V_{OUT} reaches the value set by the charging soft-start capacitor

 \boxtimes 7-1 shows the use of an RC-delay circuit to hold off V_{EN} until V_{BIAS} has ramped. This technique can also be used to drive EN from V_{IN} . An external control signal can also be used to enable the device after V_{IN} and V_{BIAS} are present.




図 7-1. Soft-Start Delay Using an RC Circuit to Enable the Device



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS748 is a low-dropout regulator that features soft-start capability. This regulator uses a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass transistor offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS748 to be stable with any capacitor type of value 2.2 μF or greater. Transient response is also superior to PMOS topologies, particularly for low V_{IN} applications.

The TPS748 features a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that can be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often required by processor-intensive systems.

8.1.1 Adjusting the Output Voltage

☑ 8-1 shows the typical application circuit for the TPS748 adjustable output device.




図 8-1. Typical Application Circuit for the TPS748 (Adjustable)

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

 R_1 and R_2 can be calculated for any output voltage using the formula shown in \boxtimes 8-1. \bigstar 8-1 lists sample resistor values of common output voltages. In order to achieve the maximum accuracy specifications, R_2 must be \leq 4.99 kΩ.

表 8-1. Standard 1% Resistor Values for Programming the Output Voltage⁽¹⁾

R ₁ (kΩ)	R_2 (k Ω)	V _{OUT} (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1.0
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

⁽¹⁾ $V_{OUT} = 0.8 \times (1 + R_1 / R_2)$.

注

When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50 μA of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k Ω .

8.1.2 Input, Output, and Bias Capacitor Requirements

The device is designed to be stable for all available types and values of output capacitors \geq 2.2 μ F. The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for V_{IN} is 1 μ F and minimum recommended capacitor for V_{BIAS} is 0.1 μ F. If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for V_{BIAS} is 4.7 μ F. Use good-quality, low-ESR capacitors on the input; ceramic X5R and X7R capacitors are preferred. Place these capacitors as close to the pins as possible for optimum performance.

8.1.3 Transient Response

The TPS748 was designed to have excellent transient response for most applications with a small amount of output capacitance. In some cases, the transient response can be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance does. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient event; see 6-20 in the *Typical Characteristics* section. Because the TPS748 is stable with output capacitors as low as 2.2 µF, many applications can then need very little capacitance at the LDO output. For these applications, local bypass capacitance for the powered device can be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive, high-value capacitors at the LDO output.



8.1.4 Dropout Voltage

The TPS748 offers very low dropout performance, making the device designed for high-current, low V_{IN} , low V_{OUT} applications. The low dropout of the TPS748 allows the device to be used in place of a dc/dc converter and still achieve good efficiency. ± 4 provides a quick estimate of the efficiency.

Efficiency
$$\approx \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{\left[V_{\text{IN}} \times (I_{\text{IN}} + I_{\text{Q}})\right]} \approx \frac{V_{\text{OUT}}}{V_{\text{IN}}} \text{ at } I_{\text{OUT}} >> I_{\text{Q}}$$
(4)

This efficiency provides designers with the power architecture for their applications to achieve the smallest, simplest, and lowest cost solutions.

There are two different specifications for dropout voltage with the TPS748. The first specification (see \boxtimes 8-2) is referred to as V_{IN} dropout and is used when an external bias voltage is applied to achieve low dropout. This specification assumes that V_{BIAS} is at least 3.25 V^1 above V_{OUT} , which is the case for V_{BIAS} when powered by a 5.0-V rail with 5% tolerance and with V_{OUT} = 1.5 V. If V_{BIAS} is higher than V_{OUT} +3.25 V^1 , V_{IN} dropout is less than specified.

The second specification (illustrated in \boxtimes 8-8) is referred to as V_{BIAS} dropout and applies to applications where IN and BIAS are tied together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V_{BIAS} provides the gate drive to the pass transistor; therefore, V_{BIAS} must be 1.6 V above V_{OUT} . Because of this usage, IN and BIAS tied together become a highly inefficient solution that can consume large amounts of power. Pay attention not to exceed the power rating of the device package.

8.1.5 Output Noise

The TPS748 provides low output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 1-nF soft-start capacitor, the output noise is reduced by half and is typically 30 μV_{RMS} for a 1.2-V output (10 Hz to 100 kHz). Further increasing C_{SS} has little effect on noise. Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 1-nF soft-start capacitor is given in \pm 5:

$$V_{N}(\mu V_{RMS}) = 25 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(5)

The low output noise of the TPS748 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

Product Folder Links: TPS748

^{1 3.25} V is a test condition of this device and can be adjusted by referring to 🗵 6-6.



8.2 Typical Applications

8.2.1 FPGA I/O Supply at 1.5 V With a Bias Rail




図 8-2. Typical Application of the TPS748 Using an Auxiliary Bias Rail

8.2.1.1 Design Requirements

This application powers the I/O rails of an FPGA , at $V_{OUT(nom)}$ = 1.5 V and $I_{OUT(dc)}$ = 1.5 A. The available external supply voltages are 1.8 V, 3.3 V, and 5 V.


8.2.1.2 Detailed Design Procedure

First, determine what supplies to use for the input and bias rails. A 1.8-V input can be stepped down to 1.5 V at 1.5 A if an external bias is provided, because the maximum dropout voltage is 165 mV if V_{BIAS} is at least 3.25 V higher than V_{OUT} . To achieve this voltage step, the bias rail is supplied by the 5-V supply. The approximation in \pm 4 estimates the efficiency at 83.3%.

The output voltage then must be set to 1.5 V. As $\frac{1}{8}$ 8-1 describes, set R₁ = 4.12 kΩ and R₂= 4.75 kΩ to obtain the required output voltage. The minimum capacitor sizing is desired to reduce the total solution size footprint; see the *Input, Output, and Bias Capacitor Requirements* section for C_{IN} = 1 μF, C_{BIAS} = 1 μF, and C_{OUT} = 2.2 μF. Use C_{SS} = 1 nF for a typical 1.8-ms start-up time.



8.2.1.3 Application Curves





8.2.2 FPGA I/O Supply at 1.5 V Without a Bias Rail




図 8-8. Typical Application of the TPS748 Without an Auxiliary Bias Rail

8.2.2.1 Design Requirements

The application powers the I/O rails of an FPGA, at $V_{OUT(nom)} = 1.5 \text{ V}$ and $I_{OUT(max)} = 1.5 \text{ A}$. The only available rail is 3.3 V. The I/O pins are driven for only short durations with a 5% duty cycle, so thermal issues are not a concern.

8.2.2.2 Detailed Design Procedure


There is only one available rail; therefore, the input supply and the bias supply are connected together on the 3.3-V input supply.

The output voltage must be set to 1.5 V. As \pm 8-1 describes, set R₁ = 4.12 kΩ and R₂ = 4.75 kΩ to obtain the required output voltage. The minimum capacitor sizing is desired to reduce the total solution size footprint; see the *Input, Output, and Bias Capacitor Requirements* section for C_{IN} = C_{BIAS} = 4.7 μF, and C_{OUT} = 2.2 μF. Use C_{SS} = 1 nF for a typical 1.8-ms start-up time.

 図 8-8 shows the TPS748 configured without a bias rail.



8.2.2.3 Application Curves



8.3 Power Supply Recommendations

The TPS748 is designed to operate from an input voltage up to 5.5 V, provided the bias rail is at least 1.62 V higher than the input supply and dropout requirements are met. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally. Connect a low output impedance power supply directly to the IN pin of the TPS748. This supply must have at least 1 μ F of capacitance near the IN pin for optimal performance. A supply with similar requirements must also be connected directly to the bias rail with a separate 1- μ F or larger capacitor. If the IN pin is tied to the bias pin, a minimum 4.7 μ F of capacitance is needed for performance. To increase the overall PSRR of the solution at higher frequencies, use a pi-filter or ferrite bead before the input capacitor.

8.4 Layout

8.4.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSR, and noise. To minimize the voltage drop on the input of the device during load transients, the capacitance on IN and BIAS must be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can, therefore, improve stability. To achieve optimal transient performance and accuracy, the top side of R_1 in \boxtimes 8-1 must be connected as close as possible to the load. If BIAS is connected to IN, connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage drop on BIAS during transient conditions and can improve the turn-on response.

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the thermal pad is critical to avoiding thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated using 式 6:


$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On both the VSON (DRC) and VQFN (RGW) packages, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, the pad be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using 式 7:

$$R_{\theta JA} = \frac{(+125^{\circ}C - T_A)}{P_D} \tag{7}$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heat sinking can be estimated using \boxtimes 8-13.



R_{0,JA} value at board size of 9 in² (that is, 3 in × 3i n) is a JEDEC standard.

図 8-13. R_{0JA} vs Board Size

 \boxtimes 8-13 shows the variation of R_{θ JA} as a function of ground plane copper area in the board. This figure is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and is not intended to be used to estimate actual thermal performance in real application environments.

圧

When the device is mounted on an application PCB, TI strongly recommends using Ψ_{JT} and Ψ_{JB} , as explained in the *Estimating Junction Temperature* section.



8.4.1.1 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in $\not\equiv$ 8). For backwards compatibility, an older θ_{JC} , *Top* parameter is listed as well.

$$\Psi_{JT}: \quad T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$


$$\Psi_{JB}: \quad T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$
(8)

Where P_D is the power dissipation shown by $\not \equiv 6$, T_T is the temperature at the center-top of the device package, and T_B is the PCB temperature measured 1 mm away from the device package *on the PCB surface* (\boxtimes 8-14).

注

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the *Using New Thermal Metrics* application note, available for download at www.ti.com.



(a) Example DRC (SON) Package Measurement

(b) Example RGW (QFN) Package Measurement

図 8-14. Measuring Points for T_T and T_B

By looking at \boxtimes 8-15, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with $\not\equiv$ 8 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.




図 8-15. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, see the *Using New Thermal Metrics* application note, available for download at www.ti.com. For further information, see the *IC Package Thermal Metrics* application note, also available on the TI website.



8.4.2 Layout Example




図 8-16. Layout Example (RGW Package)



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS48. The TPS74801EVM-177 evaluation module (and related user's guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

9.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS748 is available through the product folders under *Tools & Software*.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Using New Thermal Metrics application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, Ultimate Regulation with Fixed Output Versions of TPS742xx, TPS743xx, and TPS744xx application note
- Texas Instruments, Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note
- Texas Instruments, TPS74701EVM-177 and TPS74801EVM-177 user's guide

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

33



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS74801DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ВТО	Samples
TPS74801DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ВТО	Samples
TPS74801DRCRM3	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	вто	Samples
TPS74801DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	вто	Samples
TPS74801DRCTG4	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	вто	Samples
TPS74801RGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74801	Samples
TPS74801RGWRG4	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74801	Samples
TPS74801RGWT	ACTIVE	VQFN	RGW	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74801	Samples
TPS74801RGWTG4	ACTIVE	VQFN	RGW	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74801	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS74801:

Automotive: TPS74801-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74801DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74801DRCRM3	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74801DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74801RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74801RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 10-Jan-2024




*All dimensions are nominal

7 till dillitorioriorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74801DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS74801DRCRM3	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74801DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS74801RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74801RGWT	VQFN	RGW	20	250	210.0	185.0	35.0


5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated