

SN74LV594A 出力レジスタ搭載、8 ビット・シフト・レジスタ

1 特長

- 2V~5.5V の V_{CC} で動作
- 最大 tpd 6.5ns (5V 時)
- 標準 V_{OLP} (出力グランド・バウンス) < 0.8V (V_{CC} = 3.3V、 T_A = 25°C)
- すべてのポートで混在モード電圧動作をサポート
- 8 ビット、シリアル入力、パラレル出力、ストレージ付きシフト・レジスタ
- シフトおよびストレージ・レジスタの独立した直接オーバーライド・クリア
- シフトおよびストレージ・レジスタ用の独立したクロック
- JEDEC 78、Class II 準拠で 100mA 超のラッチアップ性能

2 アプリケーション

- ECG 心電図
- ストレージ・サーバー
- EPOS (POS システム)、ECR、レジ
- サーバーと高性能コンピューティング


3 概要

SN74LV594A デバイスは、2V~5.5V の V_{CC} で動作するように設計された 8 ビット・シフト・レジスタです。

パッケージ情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
SN74LV594A	DB (SSOP, 16)	6.20 mm × 5.30 mm
	D (SOIC, 16)	9.90 mm × 3.91 mm
	PW (TSSOP, 16)	5.00 mm × 4.40 mm
	BQB (WQFN, 16)	3.60 mm × 2.60 mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Pin numbers shown are for the D, DB, J, NS, PW, and W packages.

論理図 (正論理)



Table of Contents

1 特長	1	7 Parameter Measurement Information	11
2 アプリケーション	1	8 Detailed Description	12
3 概要	1	8.1 Overview.....	12
4 Revision History	2	8.2 Functional Block Diagram.....	13
5 Pin Configuration and Functions	3	8.3 Feature Description.....	14
6 Specifications	4	8.4 Device Functional Modes.....	14
6.1 Absolute Maximum Ratings.....	4	9 Application and Implementation	15
6.2 ESD Ratings.....	4	9.1 Application Information.....	15
6.3 Recommended Operating Conditions.....	5	9.2 Typical Application.....	15
6.4 Thermal Information.....	5	9.3 Power Supply Recommendations.....	16
6.5 Electrical Characteristics.....	6	9.4 Layout.....	16
6.6 Switching Characteristics: $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	6	10 Device and Documentation Support	18
6.7 Switching Characteristics: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	7	10.1 Receiving Notification of Documentation Updates..	18
6.8 Switching Characteristics: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	7	10.2 サポート・リソース.....	18
6.9 Timing Requirements: $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	8	10.3 Trademarks.....	18
6.10 Timing Requirements: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	8	10.4 Electrostatic Discharge Caution.....	18
6.11 Timing Requirements: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	9	10.5 Glossary.....	18
6.12 Noise Characteristics.....	9	11 Mechanical, Packaging, and Orderable Information	18
6.13 Operating Characteristics.....	9		
6.14 Typical Characteristics.....	10		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision J (February 2015) to Revision K (December 2022)	Page
• 文書全体にわたって表、図、相互参照の書式を更新.....	1
Changes from Revision I (April 2005) to Revision J (February 2015)	Page
• 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1

5 Pin Configuration and Functions




图 5-1. D, DB, or PW Package 16-Pin SOIC, SSOP, or TSSOP Top View




图 5-2. BQB Package 16-Pin WQFN Top View

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
Q _B	1	O	Output B
Q _C	2	O	Output C
Q _D	3	O	Output D
Q _E	4	O	Output E
Q _F	5	O	Output F
Q _G	6	O	Output G
Q _H	7	O	Output H
GND	8	G	Ground pin
Q _H '	9	O	Q _H inverted
SRCLR	10	I	Serial clear
SRCLK	11	I	Serial clock
RCLK	12	I	Storage clock
RCLR	13	I	Storage clear
SER	14	I	Serial input
Q _A	15	O	Output A
V _{CC}	16	P	Power pin
PAD	—	—	Thermal Pad (2)

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) BQB Package Only

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	7	V
V_I	Input voltage ⁽²⁾		-0.5	7	V
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
V_O	Output voltage ^{(2) (3)}		-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	$V_I < 0$	-20		mA
I_{OK}	Output clamp current	$V_O < 0$	-50		mA
I_O	Continuous output current	$V_O = 0$ to V_{CC}	-25	25	mA
T_{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN74LV594A		UNIT
			MIN	MAX	
V _{CC}	Supply voltage		2	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5		V
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
V _{IL}	Low-level input voltage	V _{CC} = 2 V		0.5	V
		V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	
		V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
V _I	Input voltage		0	5.5	V
V _O	Output voltage		0	V _{CC}	V
I _{OH}	High-level input current	V _{CC} = 2 V		–50	μA
		V _{CC} = 2.3 V to 2.7 V		–2	mA
		V _{CC} = 3 V to 3.6 V		6	
		V _{CC} = 4.5 V to 5.5 V		–12	
I _{OL}	Low-level output current	V _{CC} = 2 V		50	μA
		V _{CC} = 2.3 V to 2.7 V		2	mA
		V _{CC} = 3 V to 3.6 V		6	
		V _{CC} = 4.5 V to 5.5 V		12	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V		200	ns/V
		V _{CC} = 3 V to 3.6 V		100	
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		–40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, [SCBA004](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74LV594A				UNIT
		BQB (WQFN)	D (SOIC)	DB (SSOP)	PW (TSSOP)	
		16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	85.9	80.2	97.8	106.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	82.4	40.3	48.1	40.8	
R _{θJB}	Junction-to-board thermal resistance	55.6	38	48.5	51.1	
ψ _{JT}	Junction-to-top characterization parameter	9.4	9	10	3.8	
ψ _{JB}	Junction-to-board characterization parameter	55.6	37.7	47.9	50.6	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	33.3	N/A	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VCC	SN54LV594A			SN74LV594A –40°C TO 85°C			SN74LV594A –40°C TO 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = –50 μA	2 V to 5.5 V	V _{CC} – 0.1			V _{CC} – 0.1			V _{CC} – 0.1			V
	I _{OH} = –2 μA	2.3 V	2			2			2			
	I _{OH} = –6 μA	3 V	2.48			2.48			2.48			
	I _{OH} = –12 μA	4.5 V	3.8			3.8			3.8			
V _{OL}	I _{OH} = –50 μA	2 V to 5.5 V	0.1			0.1			0.1			V
	I _{OH} = –2 μA	2.3 V	0.4			0.4			0.4			
	I _{OH} = –6 μA	3 V	0.44			0.44			0.44			
	I _{OH} = –12 μA	4.5 V	0.55			0.55			0.55			
I _I	V _I = 5.5 V or GND	0 to 5.5 V	±1			±1			±1			μA
I _{CC}	V _I = V _{CC} of GND, I _O = 0	5.5 V	20			20			20			μA
I _{off}	V _I or V _O = 0 to 5.5 V	0	5			5			5			μA
C _i	V _I = V _{CC} or GND	3.3 V	3.5			3.5						pF

6.6 Switching Characteristics: $V_{CC} = 2.5\ V \pm 0.2\ V$

over recommended operating free-air temperature range, $V_{CC} = 2.5\ V \pm 0.2\ V$ (unless otherwise noted). See [Figure 6-1](#).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN74LV594A –40°C TO 85°C		SN74LV594A –40°C TO 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			C _L = 15 pF	65 ⁽¹⁾	80 ⁽¹⁾		45		35		MHz
			C _L = 50 pF	60	70		40		30		
t _{PLH}	SRCLK	Q _A – Q _H	C _L = 15 pF	6.4 ⁽¹⁾	10.6 ⁽¹⁾		1	11.1	1	12.5	ns
t _{PHL}				6.3 ⁽¹⁾	10.4 ⁽¹⁾		1	11.1	1	12.5	
t _{PLH}		Q _{H'}		7.4 ⁽¹⁾	12.1 ⁽¹⁾		1	12.8	1	15	
t _{PHL}				7.2 ⁽¹⁾	11.6 ⁽¹⁾		1	12.8	1	15	
t _{PHL}	RCLK	Q _A – Q _H		7.9 ⁽¹⁾	12.7 ⁽¹⁾		1	13.6	1	15.5	
		Q _{H'}		7.4 ⁽¹⁾	11.9 ⁽¹⁾		1	13.1	1	15.5	
t _{PLH}	SRCLR	Q _A – Q _H	C _L = 50 pF	9.5	14.1		1	14.6	1	17	ns
t _{PHL}				10.8	15.5		1	17.2	1	19.5	
t _{PLH}		Q _{H'}		10.6	15.7		1	16.5	1	18.5	
t _{PHL}				11.3	16.1		1	18.6	1	20.5	
t _{PHL}	RCLR	Q _A – Q _H		12.1	17.4		1	19	1	21	
		Q _{H'}		11.6	16.5		1	18.6	1	20.6	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.7 Switching Characteristics: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted). See [Figure 6-1](#).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN74LV594A –40°C TO 85°C		SN74LV594A –40°C TO 125°C		UNIT		
				MIN	TYP	MAX	MIN	MAX	MIN	MAX			
f _{max}			C _L = 15 pF	80 ⁽¹⁾	120 ⁽¹⁾		70		60		MHz		
			C _L = 50 pF	55	105		50		40				
t _{PLH}	SRCLK	Q _A – Q _H	C _L = 15 pF		4.6 ⁽¹⁾	8 ⁽¹⁾	1	8.5	1	10.5	ns		
t _{PHL}					4.9 ⁽¹⁾	8.2 ⁽¹⁾	1	8.8	1	10.5			
t _{PLH}		Q _{H'}			5.4 ⁽¹⁾	9.1 ⁽¹⁾	1	9.7	1	11.5			
t _{PHL}					5.5 ⁽¹⁾	9.2 ⁽¹⁾	1	9.9	1	11.6			
t _{PHL}	RCLK	Q _A – Q _H			6 ⁽¹⁾	9.8 ⁽¹⁾	1	10.6	1	12.1			
		Q _{H'}			5.6 ⁽¹⁾	9.2 ⁽¹⁾	1	10	1	12			
t _{PLH}	SRCLR	Q _A – Q _H		C _L = 50 pF				1	11.1	1		12.5	ns
t _{PHL}								1	13.1	1		15	
t _{PLH}		Q _{H'}					1	12.4	1	14			
t _{PHL}							1	13.9	1	15.5			
t _{PHL}	RCLR	Q _A – Q _H					1	14.4	1	16.1			
		Q _{H'}					1	14	1	16			

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.8 Switching Characteristics: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted). See [Figure 6-1](#).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN74LV594A –40°C TO 85°C		SN74LV594A –40°C TO 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			C _L = 15 pF	135 ⁽¹⁾	170 ⁽¹⁾		115		105		MHz
			C _L = 50 pF	120	140		95		85		
t _{PLH}	SRCLK	Q _A – Q _H	C _L = 15 pF		3.3 ⁽¹⁾	6.2 ⁽¹⁾	1	6.5	1	8	ns
t _{PHL}					3.7 ⁽¹⁾	6.5 ⁽¹⁾	1	6.9	1	8.5	
t _{PLH}					3.7 ⁽¹⁾	6.8 ⁽¹⁾	1	7.2	1	8.5	
t _{PHL}	RCLK	Q _{H'}			4.1 ⁽¹⁾	7.2 ⁽¹⁾	1	7.6	1	9	
t _{PHL}		Q _A – Q _H			4.5 ⁽¹⁾	7.6 ⁽¹⁾	1	8.2	1	9.5	
		Q _{H'}			4.1 ⁽¹⁾	7.1 ⁽¹⁾	1	7.6	1	9	
t _{PLH}	SRCLR	Q _A – Q _H	C _L = 50 pF		4.9	7.8	1	8.3	1	9.6	ns
t _{PHL}					5.8	8.9	1	9.7	1	11	
t _{PLH}	Q _{H'}			5.5	8.6	1	9.1	1	10.5		
t _{PHL}				6	9.2	1	10.1	1	11.5		
t _{PHL}	RCLR	Q _A – Q _H			6.6	10	1	10.7	1	12	
		Q _{H'}			6	9.2	1	10.1	1	11.5	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.9 Timing Requirements: $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$. See [Figure 6-1](#).

			$T_A = 25^\circ\text{C}$		SN74LV594A –40°C TO 85°C		SN74LV594A –40°C TO 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration	RCLK or SRCLK high or low	7		7.5		8.5		ns
		RCKR or SCRCLR low	6		6.5		7.5		
t_{su}	Setup time	SER before SRCLK $\uparrow$	5.5		5.5		6		ns
		SRCLK $\uparrow$ before RCLK $\uparrow$	8		9		10		
		SCRCLR low before RCLK $\uparrow$ ⁽¹⁾	8.5		9.5		10.5		
		SRCLR high (inactive) before SRCLK $\uparrow$	6		6.8		7.5		
		RCLK high (inactive) before RCLK $\uparrow$	6.7		7.6		8.5		
t_h	Hold time	SER after SRCLK $\uparrow$	1.5		1.5		2		ns

- (1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

6.10 Timing Requirements: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$. See [Figure 6-1](#).

			$T_A = 25^\circ\text{C}$		SN74LV594A –40°C TO 85°C		SN74LV594A –40°C TO 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration	RCLK or SRCLK high or low	5.5		5.5		6.5		ns
		RCKR or SCRCLR low	5		5		6		
t_{su}	Setup time	SER before SRCLK $\uparrow$	3.5		3.5		4		ns
		SRCLK $\uparrow$ before RCLK $\uparrow$	8		8.5		9.5		
		SCRCLR low before RCLK $\uparrow$ ⁽¹⁾	8		9		10		
		SRCLR high (inactive) before SRCLK $\uparrow$	4.2		4.8		5.5		
		RCLK high (inactive) before RCLK $\uparrow$	4.6		5.3		6		
t_h	Hold time	SER after SRCLK $\uparrow$	1.5		1.5		2		ns

- (1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

6.11 Timing Requirements: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$. See [Figure 6-1](#).

			$T_A = 25^\circ\text{C}$		SN74LV594A –40°C TO 85°C		SN74LV594A –40°C TO 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration	RCLK or SRCLK high or low	5		5		6		ns
		RCKR or $\overline{\text{SCRCLR}}$ low	5.2		5.2		6.2		
t_{su}	Setup time	SER before SRCLK $\uparrow$	3		3		3.5		ns
		SRCLK $\uparrow$ before RCLK $\uparrow$	5		5		6		
		SCRCLR low before RCLK $\uparrow$ ⁽¹⁾	5		5		5.5		
		SRCLR high (inactive) before SRCLK $\uparrow$	2.9		3.3		4		
		RCLK high (inactive) before RCLK $\uparrow$	3.2		3.7		4.5		
t_h	Hold time	SER after SRCLK $\uparrow$	2		2		2.5		ns

- (1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

6.12 Noise Characteristics

over operating free-air temperature range (unless otherwise noted), $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.5	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}		–0.1	–0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		2.8		V
$V_{IH(V)}$	High-level dynamic input voltage	2.31			V
$V_{IL(V)}$	Low-level dynamic input voltage			0.99	V

6.13 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	$f = 10\text{ MHz}$	3.3 V	93	pF
			5 V	112	




图 6-1. Timing Diagram

6.14 Typical Characteristics




图 6-2. TPD vs. Temperature at 3.3 V





图 6-3. TPD vs. Vcc at 25°C

7 Parameter Measurement Information



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

图 7-1. Load Circuit and Voltage Waveforms


8 Detailed Description

8.1 Overview

The SN74LV594A devices are 8-bit shift registers designed for 2 V to 5.5 V V_{CC} operation.

These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear ($\overline{RCLR}$, $\overline{SRCLR}$) inputs are provided on the shift and storage registers. A serial output (Q_H) is provided for cascading purposes. The shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register.

8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, J, NS, PW, and W packages.

8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

The device's wide operating range allows it to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

8.4 Device Functional Modes

表 8-1. Function Table

INPUTS					FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	
X	X	L	X	X	Shift register is cleared.
L	↑	H	X	X	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
H	↑	H	X	X	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	↓	H	X	X	Shift register state is not changed.
X	X	X	X	L	Storage register is cleared.
X	X	X	↑	H	Shift register data is stored in the storage register.
X	X	X	↓	H	Storage register state is not changed.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The SN74LV594A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

9.2 Typical Application




図 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended input conditions:
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in [セクション 6.3](#).
 - Specified high and low levels. See (V_{IH} and V_{IL}) in [セクション 6.3](#).
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC} .

9.2.3 Application Curves




図 9-2. Switching Characteristics Comparison

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [セクション 6.3](#). Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μF capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μF or 0.022- μF capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they

will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

9.4.2 Layout Example




图 9-3. Layout Example

10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV594ABQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV594A	Samples
SN74LV594ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV594A	Samples
SN74LV594ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV594A	Samples
SN74LV594APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV594A	Samples
SN74LV594APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV594A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV594A :

- Automotive : [SN74LV594A-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV594ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV594ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV594ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV594APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV594APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV594APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV594APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV594ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV594ADB	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV594ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV594APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LV594APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV594APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV594APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4220763/A 05/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT


DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220763/A 05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


BQB 16

WQFN - 0.8 mm max height


2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4226161/A




4224640/A 11/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224640/A 11/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

BQB0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
85% PRINTED COVERAGE BY AREA
SCALE: 20X

4224640/A 11/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated