



OPA4H199-SEP

JAJSM98 - NOVEMBER 2022

OPA4H199-SEP 40V、放射線耐性強化、レール・ツー・レール入出力、 低オフセット電圧、低ノイズ・オペアンプ、宇宙向け強化プラスチック封止

1 特長

- 放射線耐性を強化
 - シングル・イベント・ラッチアップ (SEL) 耐性: 125℃で 43MeV-cm²/mg まで
 - 30krad(Si) まで ELDRS フリー
 - すべてのウェハー・ロットについて、30krad(Si)まで の吸収線量 (TID) RLAT (Radiation Lot Acceptance Test)
- 防衛、航空宇宙、および医療アプリケーションをサポー \vdash
 - 単一の制御されたベースライン
 - 単一の製造、アセンブリ、テスト施設
 - 金線
 - NiPdAu リード仕上げ
 - 軍用温度範囲 (-55°C~125°C) で利用可能
 - 長い製品ライフ・サイクル
 - 製品変更通知期間の延長
 - 製品のトレーサビリティ
 - モールド・コンパウンドの改良による低いガス放出
- 低いオフセット電圧:±125µV
- 低いノイズ:1kHz 時に 10.8nV/√Hz
- 大きい同相除去比:130dB
- 小さいバイアス電流:±10pA
- レール・ツー・レール入出力
- 広い帯域幅:4.5MHz GBW
- 高いスルーレート:21V/µs
- 高い容量性負荷駆動能力:1nF 多重化対応/コンパレータ入力
- 低い静止電流:560µA (アンプ 1 個あたり)
- 広い電源範囲:±1.35V~±20V、2.7V~40V
- 堅牢な EMIRR 性能:入力ピンと電源ピンの EMI/RFI フィルタ

2 アプリケーション

- 低軌道衛星用途のサポート
- 宇宙用センサおよび制御(遠隔測定)
- 衛星用電源システム (EPS)
- 飛行制御
- 衛星用コマンドおよびデータ処理
- 衛星観測機器

3 概要

OPA4H199-SEP は、宇宙アプリケーション向けの高電圧 (40V) 汎用オペアンプです。このデバイスは、非常に優れ た DC 精度と AC 性能 (たとえば、レール・ツー・レール入 出力、低オフセット (±125µV、標準値)、低オフセット・ドリ フト (±0.3µV/℃、標準値)、低ノイズ (10.8nV/√Hz、 1.8µV_{PP})、4.5MHz の帯域幅) を備えています。


電源レールまでの差動および同相入力電圧範囲、大きい 出力電流 (±75mA)、高いスルーレート (21V/µs)、高い容 量性負荷駆動能力 (1nF) などの独自の機能を備えた OPA4H199-SEP は、高電圧宇宙アプリケーション向けの 堅牢な高性能オペアンプです。

OPA4H199-SEP は、放射線耐性を強化した小型の 14 ピン SOT-23 (DYY) プラスチック・パッケージで供給され ます。SOT-23 (DYY) パッケージの本体サイズは、従来の 14 ピン・セラミック・パッケージの 1/5 未満です。 OPA4H199-SEP は -55℃~125℃で動作が規定されて います。

製品情報

| 部品番号 ⁽¹⁾ | パッケージ | 本体サイズ (公称) |
|---------------------|-------------|-----------------|
| OPA4H199-SEP | SOT-23 (14) | 4.20mm × 1.90mm |

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



OPA4H199-SEP による高電圧信号チェーン



Table of Contents

| 1 特長 | 1 | 7.4 Device Functional Modes | 23 |
|--|---|--|----|
| 2 アプリケーション | | 8 Application and Implementation | 24 |
| 3 概要 | | 8.1 Application Information | 24 |
| 4 Revision History | | 8.2 Typical Applications | 24 |
| 5 Pin Configuration and Functions | | 8.3 Power Supply Recommendations | 26 |
| 6 Specifications | | 8.4 Layout | 26 |
| 6.1 Absolute Maximum Ratings | | 9 Device and Documentation Support | 28 |
| 6.2 ESD Ratings | | 9.1 Device Support | 28 |
| 6.3 Recommended Operating Conditions | | 9.2 Documentation Support | 28 |
| 6.4 Thermal Information for Quad Channel | | 9.3 Receiving Notification of Documentation Updates. | 28 |
| 6.5 Electrical Characteristics | | 9.4 サポート・リソース | 28 |
| 6.6 Typical Characteristics | | 9.5 Trademarks | 28 |
| 7 Detailed Description | | 9.6 Electrostatic Discharge Caution | 29 |
| 7.1 Overview | | 9.7 Glossary | 29 |
| 7.2 Functional Block Diagram | | 10 Mechanical, Packaging, and Orderable | |
| 7.3 Feature Description | | Information | 30 |
| · | | | |

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| DATE | REVISION | NOTES |
|---------------|----------|-----------------|
| November 2022 | * | Initial Release |

5 Pin Configuration and Functions




図 5-1. OPA4H199-SEP DYY Package 14-Pin SOT-23 (14) Top View

表 5-1. Pin Functions: OPA4H199-SEP

| I | PIN | 1/0 | DESCRIPTION | | | |
|----------|-----|-----|---------------------------------|--|--|--|
| NAME NO. | | | DESCRIPTION | | | |
| IN1+ | 3 | I | Noninverting input, channel 1 | | | |
| IN1- | 2 | I | Inverting input, channel 1 | | | |
| IN2+ | 5 | I | Noninverting input, channel 2 | | | |
| IN2- | 6 | I | Inverting input, channel 2 | | | |
| IN3+ | 10 | I | Noninverting input, channel 3 | | | |
| IN3- | 9 | I | Inverting input, channel 3 | | | |
| IN4+ | 12 | I | Noninverting input, channel 4 | | | |
| IN4- | 13 | I | Inverting input, channel 4 | | | |
| OUT1 | 1 | 0 | Output, channel 1 | | | |
| OUT2 | 7 | 0 | Output, channel 2 | | | |
| OUT3 | 8 | 0 | Output, channel 3 | | | |
| OUT4 | 14 | 0 | Output, channel 4 | | | |
| V+ | 4 | _ | Positive (highest) power supply | | | |
| V- | 11 | _ | Negative (lowest) power supply | | | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

| | | MIN | MAX | UNIT | | | | |
|--|--------------------------|------------|----------------------|--|--|--|--|--|
| Supply voltage, V _S = (V+ |) – (V–) | 0 | 42 | V | | | | |
| Supply voltage, V _S = (V+) Signal input pins Output short-circuit (2) Operating ambient temper Junction temperature, T _J | Common-mode voltage (3) | (V-) - 0.5 | (V+) + 0.5 | V | | | | |
| | Differential voltage (3) | | V _S + 0.2 | V | | | | |
| | Current (3) | -10 | 10 | (V+) + 0.5 V V _S + 0.2 V 10 mA s 150 °C 150 °C | | | | |
| Output short-circuit (2) | | Continue | ous | | | | | |
| Operating ambient temperature, T _A | | -55 | 150 °C | | | | | |
| Junction temperature, T _J | | | 150 | °C | | | | |
| Storage temperature, T _{ste} | g | -65 | 150 | °C | | | | |
| | | | | | | | | |

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package. This device has been designed to limit *electrical* damage due to excessive output current, but extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual *thermal* destruction. See the *Thermal Protection* section for more information.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000 | " |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|----------------|-------------------------------|-------------|------------|------|
| Vs | Supply voltage, (V+) – (V–) | 2.7 | 40 | V |
| VI | Input voltage range | (V-) - 0.1 | (V+) + 0.1 | V |
| T _A | Specified ambient temperature | - 55 | 125 | °C |

6.4 Thermal Information for Quad Channel

| | | OPA4H199-SEP | |
|-----------------------|--|-----------------|------|
| | THERMAL METRIC (1) | DYY (SOT-23) | UNIT |
| | | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 121.6 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 53.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 47.8 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 2.1 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 47.6 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

For V_S = (V+) – (V–) = 2.7 V to 40 V (±1.35 V to ±20 V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

| | PARAMETER | TEST CONDIT | TIONS | MIN | TYP | MAX | UNIT |
|----------------------|-----------------------------|--|---------------------------------|------------|----------|---------------|--------------------|
| OFFSET V | /OLTAGE | | | | | | |
| ., | I 4 - 66 - 4 14 | V -V | | | ±125 | ±895 | \/ |
| V _{OS} | Input offset voltage | V _{CM} = V- | T _A =55°C to 125°C | | | ±925 | μV |
| dV _{OS} /dT | Input offset voltage drift | | T _A =55°C to 125°C | | ±0.3 | | μV/°C |
| PSRR | Input offset voltage | V _{CM} = V-, V _S = 4 V to 40 V | T - FE°C to 10E°C | | ±0.3 | ±1 | /// |
| PSKK | versus power supply | $V_{CM} = V_{-}, V_{S} = 2.7 \text{ V to } 40 \text{ V}^{(2)}$ | T _A =55°C to 125°C | | ±1 | ±5 | μV/V |
| | Channel separation | f = 0 Hz | | | 5 | | μV/V |
| INPUT BIA | AS CURRENT | | | | | | |
| I _B | Input bias current | | | | ±10 | | pА |
| Ios | Input offset current | | | | ±10 | | pA |
| NOISE | | | | | | ' | |
| - | Input voltage noise | f = 0.1 Hz to 10 Hz | | | 1.8 | | μV_{PP} |
| E _N | input voltage noise | - 0.1 Hz to 10 Hz | | 0.3 | | μV_{RMS} | |
| _ | Input voltage noise | f = 1 kHz | | | 10.8 | | nV/√ Hz |
| e _N | density | f = 10 kHz | | | 9.4 | | 110/1112 |
| i _N | Input current noise | f = 1 kHz | | | 82 | | fA/√Hz |
| INPUT VO | LTAGE RANGE | | | | | ' | |
| V _{CM} | Common-mode voltage range | | | (V-) - 0.1 | | (V+) + 0.1 | V |
| | Common-mode rejection ratio | V _S = 40 V, (V–) – 0.1 V < V _{CM} < (V+) – 2 V (Main input pair) | | 107 | 130 | | |
| CMRR | | V _S = 4 V, (V–) – 0.1 V < V _{CM} < (V+) – 2 V (Main input pair) | T - 55°C to 105°C | 82 | 100 | | dB |
| CMRR | | $V_S = 2.7 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V} (Main input pair})^{(2)}$ | - T _A =55°C to 125°C | 75 | 95 | | ав |
| | | $V_S = 2.7 \text{ V to } 40 \text{ V, (V+)} - 1 \text{ V} < V_{CM}$ < (V+) + 0.1 V (Aux input pair) | | | 85 | | |
| INPUT CA | PACITANCE | | 1 | | | ' | |
| Z _{ID} | Differential | | | | 100 9 | | MΩ pF |
| Z _{ICM} | Common-mode | | | | 6 1 | | TΩ pF |
| OPEN-LO | OP GAIN | | | <u> </u> | | ' | |
| | | V _S = 40 V, V _{CM} = V- | | 120 | 145 | | |
| | | $(V-) + 0.1 V < V_O < (V+) - 0.1 V$ | T _A =55°C to 125°C | | 142 | | |
| ^ | Onen leen · !! · | V _S = 4 V, V _{CM} = V- | | 104 | 130 | | ط. م |
| A _{OL} | Open-loop voltage gain | $(V-) + 0.1 V < V_0 < (V+) - 0.1 V$ | T _A =55°C to 125°C | | 125 | | dB |
| | | V _S = 2.7 V, V _{CM} = V– | | 101 | 120 | | |
| | | $(V-) + 0.1 V < V_O < (V+) - 0.1 V^{(2)}$ | T _A =55°C to 125°C | | 118 | | |



6.5 Electrical Characteristics (continued)

For V_S = (V+) – (V–) = 2.7 V to 40 V (±1.35 V to ±20 V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.


| | PARAMETER | TEST CONDI | TIONS | MIN | TYP | MAX | UNIT | |
|-------------------|---------------------------------------|---|---|------|------|-----|------|--|
| FREQUE | NCY RESPONSE | | | | | | | |
| GBW | Gain-bandwidth product | | | | 4.5 | | MHz | |
| SR | Slew rate | V _S = 40 V, G = +1, C _L = 20 pF | | | 21 | | V/µs | |
| | | To 0.01%, V _S = 40 V, V _{STEP} = 10 V , 0 | G = +1, C _L = 20 pF | | 2.5 | | | |
| | 0-441: | To 0.01%, $V_S = 40 \text{ V}$, $V_{STEP} = 2 \text{ V}$, G | = +1, C _L = 20 pF | | 1.5 | | | |
| t _S | Settling time | To 0.1%, $V_S = 40 \text{ V}$, $V_{STEP} = 10 \text{ V}$, G | = +1, C _L = 20 pF | | 2 | | μs | |
| | | To 0.1%, V _S = 40 V, V _{STEP} = 2 V , G = | = +1, C _L = 20 pF | | 1 | | | |
| | Phase margin | $G = +1$, $R_L = 10$ kΩ, $C_L = 20$ pF | | | 60 | | ٥ | |
| | Overload recovery time | V _{IN} × gain > V _S | | | 400 | | ns | |
| THD+N | Total harmonic distortion + noise (1) | V _S = 40 V, V _O = 3 V _{RMS} , G = 1, f = 1 k | (Hz | 0.00 | 021% | | | |
| OUTPUT | | | <u> </u> | | | · | | |
| | | | V _S = 40 V, R _L = no load ⁽²⁾ | | 5 | 10 | | |
| | Voltage output swing | | $V_S = 40 \text{ V}, R_L = 10 \text{ k}\Omega$ | | 50 | 70 | | |
| | | Positive and negative rail headroom | $V_S = 40 \text{ V}, R_L = 2 \text{ k}\Omega$ | | 300 | 350 | mV | |
| | from rail | Positive and negative rall headroom | V _S = 2.7 V, R _L = no load ⁽²⁾ | | 1 | 6 | IIIV | |
| | | | $V_S = 2.7 \text{ V}, R_L = 10 \text{ k}\Omega$ | | 5 | 12 | | |
| | | | $V_S = 2.7 \text{ V}, R_L = 2 \text{ k}\Omega$ | | 25 | 40 | | |
| I _{sc} | Short-circuit current | | | | ±75 | | mA | |
| C _{LOAD} | Capacitive load drive | | | | 1000 | | pF | |
| Z _O | Open-loop output impedance | f = 1 MHz, I _O = 0 A | | | 525 | | Ω | |
| POWER S | SUPPLY | | <u>'</u> | | | | | |
| I. | Quiescent current per | V _{CM} = V-, I _O = 0 A | | | 560 | 685 | | |
| IQ | amplifier | VCM - V-, IO - U A | T _A =55°C to 125°C | | | 750 | μA | |

⁽¹⁾ Third-order filter; bandwidth = 80 kHz at -3 dB.


⁽²⁾ Specified by characterization only.




6.6 Typical Characteristics































7 Detailed Description


7.1 Overview

The OPA4H199-SEP is a new 40-V general purpose operational amplifier.

This device offers excellent DC precision and AC performance, including rail-to-rail input/output, low offset ($\pm 125 \, \mu V$, typ), low offset drift ($\pm 0.3 \, \mu V$ /°C, typ), and 4.5-MHz bandwidth.

Unique features, such as differential and common-mode input-voltage range to the supply rail, high output current (± 75 mA) and high slew rate (21 V/ μ s), make the OPA4H199-SEP a robust, high-performance operational amplifier for high-voltage space applications.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Input Protection Circuitry

The OPA4H199-SEP uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. Z 7-1 shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in Z 7-2. For low-gain circuits, these fastramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.





図 7-1. OPA4H199-SEP Input Protection Does Not Limit Differential Input Capability



☑ 7-2. Back-to-Back Diodes Create Settling Issues

The OPA4H199-SEP provides a true high-impedance differential input capability for high-voltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device an excellent choice as op amp for multichannel, high-switched, input applications. The OPA4H199-SEP tolerates a maximum differential swing (voltage between inverting and noninverting pins of the op amp) of up to 40 V, making the device good for use as a comparator or in applications with fast-ramping input signals such as data-acquisition systems; see the TI TechNote MUX-Friendly Precision Operational Amplifiers for more information.

7.3.2 EMI Rejection

The OPA4H199-SEP uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA4H199-SEP benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 図 7-3 shows the results of this testing on the OPA4H199-SEP. 表 7-1 shows the EMIRR IN+ values for the OPA4H199-SEP at particular frequencies commonly encountered in real-world applications. The EMI



Rejection Ratio of Operational Amplifiers application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




図 7-3. EMIRR Testing

表 7-1. OPA4H199-SEP EMIRR IN+ for Frequencies of Interest

| FREQUENCY | APPLICATION OR ALLOCATION | EMIRR IN+ |
|-----------|--|-----------|
| 400 MHz | Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications | 73.2 dB |
| 900 MHz | Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications | 82.5 dB |
| 1.8 GHz | GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz) | 89.7 dB |
| 2.4 GHz | 802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz) | 93.9 dB |
| 3.6 GHz | Radiolocation, aero communication and navigation, satellite, mobile, S-band | 95.7 dB |
| 5 GHz | 802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz) | 98.0 dB |

7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes the internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPA4H199-SEP is 150° C. Exceeding this temperature causes damage to the device. The OPA4H199-SEP has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170° C. $\boxed{2}$ 7-4 shows an application example for the OPA4H199-SEP that has significant self heating because of the power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65° C, the device junction temperature can reach 177° C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. $\boxed{2}$ 7-4 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R_L . If the condition that caused excessive power dissipation is not removed, then the amplifier can oscillate between a shutdown and enabled state until the output fault is corrected.





図 7-4. Thermal Protection

If the device continues to operate at high junction temperatures with high output power over a long period of time, regardless if the device is or is not entering thermal shutdown, the thermal dissipation of the device can slowly degrade performance of the device and eventually cause catastrophic destruction. Designers must be careful to limit output power of the device at high temperatures, or control ambient and junction temperatures under high output power conditions.

7.3.4 Capacitive Load and Stability

The OPA4H199-SEP features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see \boxtimes 7-5 and \boxtimes 7-6. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier can be stable in operation.





For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor, $R_{\rm ISO}$, in series with the output, as shown in \boxtimes 7-7. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio $R_{\rm ISO}$ / $R_{\rm L}$, and is generally negligible at low output levels. A high capacitive load drive makes the OPA4H199-SEP an excellent choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in \boxtimes 7-7 uses an isolation resistor, $R_{\rm ISO}$, to stabilize the output of an op amp. $R_{\rm ISO}$ modifies the open-loop gain of the system for increased phase margin.




図 7-7. Extending Capacitive Load Drive With the OPA4H199-SEP



7.3.5 Common-Mode Voltage Range

The OPA4H199-SEP is a 40-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in $\boxed{2}$ 7-8. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 2 V. There is a small transition region, typically (V+) - 2 V to (V+) - 1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance can be degraded compared to operation outside this region.

☑ 6-5 shows this transition region for a typical device in terms of input voltage offset in more detail.

For more information on common-mode voltage range and PMOS/NMOS pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




図 7-8. Rail-to-Rail Input Stage

7.3.6 Phase Reversal Protection

The OPA4H199-SEP family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA4H199-SEP is a rail-to-rail input op amp; therefore, the common-mode range can extend beyond the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in \boxtimes 7-9. For more information on phase reversal, see *Op Amps With Complementary-Pair Input Stages* application note.




図 7-9. No Phase Reversal

7.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful.

7-10 shows an illustration of the ESD circuits contained in the OPA4H199-SEP (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




図 7-10. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

7.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPA4H199-SEP is approximately 400 ns.

7.3.9 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the proper value, like an input offset voltage of the amplifier. These deviations often follow *Gaussian* (bell curve), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in to 2003.




図 7-11. Ideal Gaussian Distribution

 \boxtimes 7-11 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from $\mu - \sigma$ to $\mu + \sigma$).

Depending on the specification, values listed in the *typical* column of the $\not = \not = \not = 0.5$ are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPA4H199-SEP, the typical input voltage offset is 125 μ V, so 68.2% of all OPA4H199-SEP devices are expected to have an offset from -125 μ V to 125 μ V. At 4 σ (±500 μ V), 99.9937% of the distribution has an offset voltage



less than ±500 µV, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

TI verifes specifications with a value in the minimum or maximum column, and units outside these limits are removed from production material. For example, the OPA4H199-SEP family has a maximum offset voltage of 895 μV at 25°C, and even though this corresponds to more than 5 σ (≈1 in 1.7 million units), which is extremely unlikely, TI specifies that any unit with larger offset than 895 µV is removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient quardband for your application, and design worst-case conditions using this value. For example, the 6σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and can be an option as a wide guardband to design a system around. In this case, the OPA4H199-SEP family does not have a maximum or minimum for offset voltage drift, but based on 図 6-2 and the typical value of 0.3 µV/°C in the セクシ = 2.6.5, the calcuation results in a 6-σ value for offset voltage drift is about 1.8 μV/°C. When designing for worstcase system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, the performance of a device is not verified. This information must be used only to estimate the performance of a device.

7.4 Device Functional Modes

The OPA4H199-SEP has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V (±1.35 V). The maximum power supply voltage for the OPA4H199-SEP is 40 V (±20 V).



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The OPA4H199-SEP family offers excellent DC precision and AC performance. These devices operate up to 40-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 4.5-MHz bandwidth and high output drive. These features make the OPA4H199-SEP a robust, high-performance operational amplifier for high-voltage industrial applications.

8.2 Typical Applications

8.2.1 Low-Side Current Measurement

⊠ 8-1 shows the OPA4H199-SEP configured in a low-side current sensing application. For a full analysis of the circuit shown in ⊠ 8-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *0-A to 1-A Single-Supply Low-Side Current-Sensing Solution*.




図 8-1. OPA4H199-SEP in a Low-Side, Current-Sensing Application

8.2.1.1 Design Requirements

The design requirements for this design are:

Load current: 0 A to 1 AOutput voltage: 4.9 V

Maximum shunt voltage: 100 mV

8.2.1.2 Detailed Design Procedure

The transfer function of the circuit in \boxtimes 8-1 is given in \precsim 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using ± 2 .

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega$$
 (2)

Using \pm 2, R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the OPA4H199-SEP to produce an output voltage of 0 V to 4.9 V. The gain needed by the OPA4H199-SEP to produce the necessary output voltage is calculated using \pm 3.

$$Gain = \frac{(V_{OUT_MAX} - V_{OUT_{MIN}})}{(V_{IN\ MAX} - V_{IN\ MIN})}$$
(3)

Using $\not \equiv 3$, the required gain is calculated to be 49 V/V, which is set with resistors R_F and R_G. $\not \equiv 4$ is used to size the resistors, R_F and R_G, to set the gain of the OPA4H199-SEP to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{4}$$

Choosing R_F as 360 k Ω , R_G is calculated to be 7.5 k Ω . R_F and R_G were chosen as 360 k Ω and 7.5 k Ω because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. \boxtimes 8-2 shows the measured transfer function of the circuit shown in \boxtimes 8-1.

8.2.1.3 Application Curve




図 8-2. Low-Side, Current-Sense, Transfer Function



8.3 Power Supply Recommendations

The OPA4H199-SEP is specified for operation from 2.7 V to 40 V (± 1.35 V to ± 40 V); many specifications apply from -55° C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

注意

Supply voltages larger than 40 V can permanently damage the device; see セクション 6.1.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to *Layout*.

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
 Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in 🗵 8-4, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic
 package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
 remove moisture introduced into the device packaging during the cleaning process. A low temperature, post
 cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



8.4.2 Layout Example




図 8-3. Schematic Representation




図 8-4. Operational Amplifier Board Layout for Noninverting Configuration



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

注

These files require that either the TINA software (from DesignSoft[™]) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Analog Engineer's Circuit Cookbook: Amplifiers solution guide.

Texas Instruments, AN31 Amplifier Circuit Collection application note.

Texas Instruments, MUX-Friendly Precision Operational Amplifiers application brief.

Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application report.

Texas Instruments, Op Amps With Complementary-Pair Input Stages application note.

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.5 Trademarks

TINA-TI™ is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

TI E2E[™] is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

すべての商標は、それぞれの所有者に帰属します。



9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

JAJSM98 – NOVEMBER 2022



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Apr-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| OPA4H199MDYYTSEP | ACTIVE | SOT-23-THIN | DYY | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 4H199SEP | Samples |
| V62/21615-02XE | ACTIVE | SOT-23-THIN | DYY | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | 4H199SEP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Apr-2024

PLASTIC SMALL OUTLINE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB



PLASTIC SMALL OUTLINE




NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated