


OPAx397 高精度、低オフセット電圧、低ノイズ、低入力バイアス電流、 レール・ツー・レール I/O、e-trim™ オペアンプ

1 特長

- 低いオフセット電圧: $\pm 60\mu\text{V}$ (最大値)
- 低いドリフト: $\pm 0.18\mu\text{V}/^\circ\text{C}$
- 低い入力バイアス電流: 10fA
- 低いノイズ: 10 kHz 時に $4.4\text{ nV}/\sqrt{\text{Hz}}$
- 低い $1/f$ ノイズ: 2 nV_{PP} ($0.1\text{ Hz} \sim 10\text{ Hz}$)
- 低い電源電圧範囲: $1.7\text{ V} \sim 5.5\text{ V}$
- 低い静止電流: 1.22 mA
- 高速セトリング: $0.75\mu\text{s}$ (1 V ステップ、 0.1% まで)
- 高いスルーレート: $4.5\text{ V}/\mu\text{s}$
- 大出力電流: 短絡時 $+65/-55\text{ mA}$
- ゲイン帯域幅: 13 MHz
- レール・ツー・レール入出力
- 仕様温度範囲: $-40^\circ\text{C} \sim +125^\circ\text{C}$
- EMI および RFI フィルタ入力

2 アプリケーション

- マルチパラメータ・メディカル・モニタ
- 心電図 (ECG)
- 化学 / ガス分析器
- 光学モジュール
- アナログ入力モジュール
- プロセス分析 (pH、ガス、濃度、力、湿度)
- ガス検出器
- アナログ・セキュリティ・カメラ
- 商用 DC/DC
- パルス・オキシメータ (血中酸素飽和度計)
- DC (データセンター) 間の相互接続 (長距離、海底)
- データ・アキュイジション (DAQ)



OPAx397 光モジュールでのアプリケーション

3 概要

OPAx397 オペアンプ・ファミリ (OPA397、OPA2397、OPA4397) は、非常に低いオフセット、オフセット・ドリフト、入力バイアス電流で、レール・ツー・レールの入出力動作を実現しています。高い DC 精度に加えて、AC 性能は低ノイズで高速セトリングの過渡応答に最適化されています。これらの特長から、OPAx397 は高精度 A/D コンバータ (ADC) の駆動または高分解能 D/A コンバータ (DAC) の出力バッファリングに最適な選択肢です。

OPAx397 には TI の e-trim™ オペアンプ技術が採用されており、入力チョッピングや自動ゼロ技法なしで、非常に低いオフセット電圧とオフセット電圧ドリフトを実現します。この技術により、センサ入力またはフォトダイオード電流 / 電圧測定用に非常に低い入力バイアス電流を実現し、光モジュールまたは医療機器用の高性能トランスインピーダンス段を形成できます。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
OPA397	DSBGA (6) ⁽³⁾	1.00mm × 0.8mm
	SC-70 (5) ⁽³⁾	2.00mm × 1.25mm
	SOT-23 (5)	2.90mm × 1.60mm
OPA2397 ⁽²⁾	DSBGA (9) ⁽³⁾	1.20mm × 1.20mm
	VSSOP (8) ⁽³⁾	3.00mm × 3.00mm
	SOIC (8) ⁽³⁾	4.90mm × 3.90mm
OPA4397 ⁽²⁾	TSSOP (14) ⁽³⁾	5.00mm × 4.40mm
	QFN (16) ⁽³⁾	3.00mm × 3.00mm

- (1) 提供されているすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。
- (2) デバイスはプレビューです。
- (3) パッケージはプレビューです。



Table of Contents

1 特長	1	8 Application and Implementation	17
2 アプリケーション	1	8.1 Application Information.....	17
3 概要	1	8.2 Typical Application.....	17
4 Revision History	2	9 Power Supply Recommendations	20
5 Pin Configuration and Functions	3	10 Layout	20
6 Specifications	6	10.1 Layout Guidelines.....	20
6.1 Absolute Maximum Ratings	6	10.2 Layout Example.....	20
6.2 ESD Ratings	6	11 Device and Documentation Support	21
6.3 Recommended Operating Conditions	6	11.1 Device Support.....	21
6.4 Thermal Information	6	11.2 Documentation Support.....	21
6.5 Electrical Characteristics	7	11.3 Receiving Notification of Documentation Updates..	21
6.6 Typical Characteristics.....	9	11.4 サポート・リソース.....	21
7 Detailed Description	15	11.5 Trademarks.....	21
7.1 Overview.....	15	11.6 Electrostatic Discharge Caution.....	21
7.2 Functional Block Diagram.....	15	11.7 Glossary.....	21
7.3 Feature Description.....	16	12 Mechanical, Packaging, and Orderable Information	22
7.4 Device Functional Modes.....	16		

4 Revision History

DATE	REVISION	NOTES
August 2021	*	Initial Release

5 Pin Configuration and Functions




图 5-1. OPA397 DCK Package (5-Pin SOT, Preview), Top View




图 5-2. OPA397 DBV Package (5-Pin SOT-23), Top View




图 5-3. OPA397 YCJ Package (6-Pin DSBGA, Preview), Top View

表 5-1. Pin Functions: OPA397

PIN				I/O	DESCRIPTION
NAME	NO.				
	DBV (SOT-23)	DCK (SC-70)	YCJ (DSBGA)		
–IN	4	3	B1	I	Inverting input
+IN	3	1	A1	I	Noninverting input
EN	—	—	B2	I	Enable pin. High = amplifier enabled.
OUT	1	4	C1	O	Output
V–	2	2	A2	—	Negative (lowest) power supply
V+	5	5	C2	—	Positive (highest) power supply




图 5-4. OPA2397 D (8-Pin SOIC, Preview) and DGK (8-Pin MSOP, Preview) Packages, Top View




图 5-5. OPA2397 YBJ (9-Pin DSBGA, Preview) Package, Top View

表 5-2. Pin Functions: OPA2397

NAME	PIN NO.		I/O	DESCRIPTION
	D (SOIC), DGK (VSSOP)	YBJ (DSBGA)		
-IN A	2	B3	I	Inverting input, channel A
-IN B	6	B1	I	Inverting input, channel B
+IN A	3	A3	I	Noninverting input, channel A
+IN B	5	A1	I	Noninverting input, channel B
EN	—	B2	I	Enable pin. High = both amplifiers enabled.
OUT A	1	C3	O	Output, channel A
OUT B	7	C1	O	Output, channel B
V-	4	A2	—	Negative (lowest) power supply
V+	8	C2	—	Positive (highest) power supply




图 5-6. OPA4397 PW (14-Pin TSSOP, Preview)
Package, Top View




图 5-7. OPA4397 RTE (16-Pin QFN, Preview)
Package, Top View

表 5-3. Pin Functions: OPA4397

PIN			I/O	DESCRIPTION
NAME	NO.			
	PW (TSSOP)	RTE (QFN)		
–IN A	2	16	I	Inverting input, channel A
–IN B	6	4	I	Inverting input, channel B
–IN C	9	9	I	Inverting input, channel C
–IN D	13	13	I	Inverting input, channel D
+IN A	3	1	I	Noninverting input, channel A
+IN B	5	3	I	Noninverting input, channel B
+IN C	10	10	I	Noninverting input, channel C
+IN D	12	12	I	Noninverting input, channel D
EN AB	—	6	I	Enable pin for A and B amplifiers. High = amplifiers A and B are enabled.
EN CD	—	7	I	Enable pin for C and D amplifiers. High = amplifiers C and D are enabled.
OUT A	1	15	O	Output, channel A
OUT B	7	5	O	Output, channel B
OUT C	8	8	O	Output, channel C
OUT D	14	14	O	Output, channel D
Thermal Pad	—	Thermal Pad	—	Connect thermal pad to V–
V–	11	11	—	Negative (lowest) power supply
V+	4	2	—	Positive (highest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–)	Single-supply		6	V
		Dual-supply		±3	
	Input voltage, all pins	Common-mode	(V–) – 0.5	(V+) + 0.5	V
		Differential		(V+) – (V–) + 0.2	
	Input current, all pins			±10	mA
	Output short circuit ⁽²⁾		Continuous	Continuous	
T _A	Operating temperature		–55	150	°C
T _J	Junction temperature		–55	150	°C
T _{stg}	Storage temperature		–65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _S	Supply voltage	Single-supply	1.7		5.5	V
		Dual-supply	±0.85		±2.75	
T _A	Specified temperature	Specified temperature	–40		+125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		OPA397	UNIT
		DBV (SOT-23)	
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	187.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	107.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	57.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	33.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	57.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = 1.7\text{ V}$ to 5.5 V (single-supply) or $V_S = \pm 0.85\text{ V}$ to $\pm 2.75\text{ V}$ (dual-supply), $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V _{OS}	Input offset voltage	V _S = 5.0 V		±10		±60	μV
			V _{CM} = (V+) – 200 mV	±20		±100	
			T _A = –40°C to +125°C			±200	
		V _{CM} = (V–), T _A = –40°C to 125°C			±125		
dV _{OS} /dT	Input offset voltage drift	V _S = 5.0 V	T _A = 0°C to 85°C	±0.16			μV/°C
			T _A = –40°C to +125°C			±1	
			V _{CM} = 5.0 V, T _A = –40°C to +125°C	±0.18		±1.5	
PSRR	Power supply rejection ratio	V _{CM} = (V–)				±30	μV/V
			T _A = –40°C to +125°C			±80	
INPUT BIAS CURRENT							
I _B	Input bias current			±0.01		±1	pA
		T _A = –40°C to +85°C				±10	
		T _A = –40°C to +125°C				±50	
I _{OS}	Input offset current			±0.01		±0.8	pA
		T _A = –40°C to +85°C				±5	
		T _A = –40°C to +125°C				±30	
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz		2.0			μV _{PP}
			V _{CM} = (V+) – 0.3	3.2			
e _N	Input voltage noise density	f = 10 Hz		42			nV/√Hz
			V _{CM} = (V+) – 0.3	80			
		f = 1 kHz		6.5			
			V _{CM} = (V+) – 0.3	10.4			
		f = 10 kHz		4.4			
			V _{CM} = (V+) – 0.3	5.8			
i _N	Input current noise	f = 1 kHz			70	fA/√Hz	
INPUT VOLTAGE							
V _{CM}	Common-mode voltage range			(V–)		(V+)	V
CMRR	Common-mode rejection ratio	(V–) < V _{CM} < (V+) – 1.5 V		75	120		dB
			T _A = –40°C to +125°C	113			
		(V–) < V _{CM} < (V+), T _A = –40°C to +125°C		66	97		
			V _S = 5.5 V	88	111		
INPUT CAPACITANCE							
Z _{ID}	Differential			10 ¹³ 2.8			Ω pF
Z _{ICM}	Common-mode			10 ¹³ 3.5			Ω pF


6.5 Electrical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 1.7\text{ V}$ to 5.5 V (single-supply) or $V_S = \pm 0.85\text{ V}$ to $\pm 2.75\text{ V}$ (dual-supply), $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OPEN-LOOP GAIN							
A _{OL}	Open-loop voltage gain	V _S = 5.5	(V _−) + 50 mV < V _{OUT} < (V ₊) − 50 mV, R _L = 10 kΩ	115	132	dB	
			(V _−) + 100 mV < V _{OUT} < (V ₊) − 100 mV, R _L = 2 kΩ	110	128		
			(V _−) + 100 mV < V _{OUT} < (V ₊) − 100 mV, R _L = 2 kΩ, T _A = −40°C to +125°C	100			
		V _S = 1.7	(V _−) + 50 mV < V _{OUT} < (V ₊) − 50 mV, R _L = 10 kΩ, V _{CM} = (V ₊) − 1.15 V	106	124		
			(V _−) + 100 mV < V _{OUT} < (V ₊) − 100 mV, R _L = 2 kΩ, V _{CM} = (V ₊) − 1.15 V	106	124		
			(V _−) + 100 mV < V _{OUT} < (V ₊) − 100 mV, R _L = 2 kΩ, V _{CM} = (V ₊) − 1.15 V, T _A = −40°C to +125°C	100			
FREQUENCY RESPONSE							
GBW	Gain-bandwidth product	A _V = 1000 V/V		13		MHz	
SR	Slew rate	4-V step, gain = +1	falling	4.5		V/μs	
			rising	3.5		V/μs	
	Phase margin	C _L = 100 pF		45		°	
t _S	Settling time	To 0.1%, 2-V step, gain = +1		0.75		μs	
		To 0.01%, 2-V step, gain = +1		1			
	Overload recovery time	V _{IN} × gain > V _S		0.45		μs	
THD+N	Total harmonic distortion + noise	V _{OUT} = 1 V _{RMS} , gain = +1, f = 1 kHz, R _L = 10 kΩ, V _{CM} = (V _−) + 1.5 V		−112		dB	
				0.00025		%	
OUTPUT							
	Voltage output swing from both rails	V _S = 1.7 V	R _L = 10 kΩ	20		mV	
			R _L = 2 kΩ	30			
		V _S = 5.5 V	R _L = 10 kΩ	20			
			R _L = 2 kΩ	35			
I _{SC}	Short-circuit current	Sinking, V _S = 5.5 V		−55		mA	
		Sourcing, V _S = 5.5 V		65			
R _O	Open-loop output impedance	f = 1 MHz		120		Ω	
POWER SUPPLY							
I _Q	Quiescent current per amplifier	I _O = 0 mA		1.22	1.4	mA	
		I _O = 0 mA, T _A = −40°C to +125°C		1.5			

6.6 Typical Characteristics


at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




6-1. Offset Voltage Distribution




6-2. Quiescent Current Distribution




6-3. Quiescent Current Distribution



6-4. Open-Loop Gain and Phase vs Frequency




6-5. Closed-Loop Gain and Phase vs Frequency



6-6. Input Bias Current vs Common-Mode Voltage

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)



$V_S = 3.3\text{ V}$

FIG 6-7. Input Bias Current vs Common-Mode Voltage




FIG 6-8. Input Bias Current vs Temperature




FIG 6-9. Output Voltage Swing vs Output Current (Sourcing)






FIG 6-10. Output Voltage Swing vs Output Current (Sinking)



$V_S = \pm 0.85\text{ V}$

FIG 6-11. Output Voltage Swing vs Output Current (Sourcing)



$V_S = \pm 0.85\text{ V}$

FIG 6-12. Output Voltage Swing vs Output Current (Sinking)

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




FIG 6-13. CMRR and PSRR vs Frequency




FIG 6-14. CMRR vs Temperature




FIG 6-15. PSRR vs Temperature




FIG 6-16. Voltage Noise vs Frequency




FIG 6-17. THD+N Ratio vs Frequency




FIG 6-18. THD+N vs Output Amplitude

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




FIG 6-19. 0.1-Hz to 10-Hz Noise




FIG 6-20. Quiescent Current vs Supply Voltage




FIG 6-21. Quiescent Current vs Temperature




FIG 6-22. Open-Loop Gain vs Temperature




FIG 6-23. Open-Loop Output Impedance vs Frequency






FIG 6-24. Small-Signal Overshoot vs Capacitive Load (10-mV Step)

6.6 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




6-25. Small-Signal Overshoot vs Capacitive Load (10-mV Step)




6-26. No Phase Reversal




6-27. Positive Overload Recovery



6-28. Negative Overload Recovery



6-29. Small-Signal Step Response (10-mV Step)



6-30. Small-Signal Step Response (10-mV Step)

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




Figure 6-31. Large-Signal Step Response (4-V Step)




Figure 6-32. Large-Signal Step Response (4-V Step)




Figure 6-33. Settling Time




Figure 6-34. EMIRR vs Frequency


7 Detailed Description

7.1 Overview

The OPAx397 is a family of low offset, low-noise e-trim operational amplifiers (op amps) that uses a proprietary offset trim technique. These op amps offer ultra-low input offset voltage and drift and achieve excellent input and output dynamic linearity. The OPAx397 operate from 1.7 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose and precision applications.

The amplifiers feature state-of-the-art CMOS technology and advanced design features that help achieve extremely low input bias current, wide input and output voltage ranges, high loop gain, and low, flat output impedance in small package options. The OPAx397 strengths also include 13-MHz bandwidth, 4.4-nV/ $\sqrt{\text{Hz}}$ noise spectral density, and low $1/f$ noise. These features make the OPAx397 an exceptional choice for interfacing with sensors, photodiodes, and high-performance analog-to-digital converters (ADCs).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Low Operating Voltage

The OPAx397 family can be used with single or dual supplies from an operating range of $V_S = 1.7\text{ V}$ ($\pm 0.85\text{ V}$) up to 5.5 V ($\pm 2.75\text{ V}$). The offset voltage is trimmed at 5.0 V , however, the device maintains ultra-low offset voltages down to $V_S = 1.7\text{ V}$.

Key parameters that vary over the supply voltage or temperature range are shown in the *Typical Characteristics*.

7.3.2 Low Input Bias Current

The typical input bias current of the OPAx397 is extremely low (typically 10 fA). Input bias current is dominated by leakage current from the ESD protection diodes, which is proportional to the area of the diode. The OPAx397 is able to achieve ultra-low input bias current as a result of modern process technology and advanced ESD protection design that minimizes the area of the diode.

In overdriven conditions, the bias current can increase significantly. The most common cause of an overdriven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in the forward-biasing of the ESD cells. The equivalent circuit is shown in [Figure 7-1](#).




Figure 7-1. Equivalent Input Circuit

7.4 Device Functional Modes

The OPAx397 family is operational when the power-supply voltage is greater than 1.7 V ($\pm 0.85\text{ V}$). For devices that use the EN function (see [Section 5](#)), the devices are disabled when the EN pin is low. In this state, quiescent current is significantly reduced, and the output is high impedance. The maximum specified power-supply voltage for the OPAx397 is 5.5 V ($\pm 2.75\text{ V}$).

8 Application and Implementation

Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The OPAx397 is a unity-gain stable, precision operational amplifier family free from unexpected output and phase reversal. The use of proprietary e-trim operational amplifier technology gives the benefit of low input offset voltage over time and temperature, along with ultra-low input bias current. The OPAx397 are optimized for full rail-to-rail input, allowing for low-voltage, single-supply operation or split-supply use. These miniature, high-precision, low-noise amplifiers offer high-impedance inputs that have a common-mode range to the supply rail, with low offset across the supply range, and a rail-to-rail output that swings within 5 mV of the supplies under normal test conditions. The OPAx397 precision amplifiers are designed for upstream analog signal chain applications in low or high gains, as well as downstream signal chain functions such as DAC buffering.

8.2 Typical Application

This single-supply, low-side, bidirectional current-sensing design example detects load currents from -1 A to $+1\text{ A}$. The single-ended output spans from 110 mV to 3.19 V. This design uses the OPA397 because of the low offset voltage and rail-to-rail input and output. One of the amplifiers is configured as a difference amplifier and the other amplifier provides the reference voltage.

Figure 8-1 shows the schematic.




Figure 8-1. Bidirectional Current-Sensing Schematic

8.2.1 Design Requirements

This solution has the following requirements:

- Supply voltage: 3.3 V
- Input: –1 A to +1 A
- Output: 1.65 V ±1.54 V (110 mV to 3.19 V)

8.2.2 Detailed Design Procedure

The load current, I_{LOAD} , flows through the shunt resistor, R_{SHUNT} , to develop the shunt voltage, V_{SHUNT} . The shunt voltage is then amplified by the difference amplifier consisting of U1A and R_1 through R_4 . The gain of the difference amplifier is set by the ratio of R_4 to R_3 . To minimize errors, set $R_2 = R_4$ and $R_1 = R_3$. The reference voltage, V_{REF} , is supplied by buffering a resistor divider using U1B. The transfer function is given by 式 1.

$$V_{OUT} = V_{SHUNT} \times \text{Gain}_{\text{Diff_Amp}} + V_{REF} \quad (1)$$

where

- $V_{SHUNT} = I_{LOAD} \times R_{SHUNT}$
- $\text{Gain}_{\text{Diff_Amp}} = \frac{R_4}{R_3}$
- $V_{REF} = V_{CC} \times \left(\frac{R_6}{R_5 + R_6} \right)$

There are two types of errors in this design: offset and gain. Gain errors are introduced by the tolerance of the shunt resistor and the ratios of R_4 to R_3 and, similarly, R_2 to R_1 . Offset errors are introduced by the voltage divider (R_5 and R_6) and how closely the ratio of R_4 / R_3 matches R_2 / R_1 . The latter value affects the CMRR of the difference amplifier, ultimately translating to an offset error.

The value of V_{SHUNT} is the ground potential for the system load because V_{SHUNT} is a low-side measurement. Therefore, a maximum value must be placed on V_{SHUNT} . In this design, the maximum value for V_{SHUNT} is set to 100 mV. 式 2 calculates the maximum value of the shunt resistor given a maximum shunt voltage of 100 mV and maximum load current of 1 A.

$$R_{SHUNT(\text{Max})} = \frac{V_{SHUNT(\text{Max})}}{I_{LOAD(\text{Max})}} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega \quad (2)$$

The tolerance of R_{SHUNT} is directly proportional to cost. For this design, a shunt resistor with a tolerance of 0.5% is selected. If greater accuracy is required, select a 0.1% resistor or better.

The load current is bidirectional; therefore, the shunt voltage range is –100 mV to +100 mV. This voltage is divided down by R_1 and R_2 before reaching the operational amplifier, U1A. Make sure that the voltage present at the noninverting node of U1A is within the common-mode range of the device. Therefore, use an operational amplifier, such as the OPA397, that has a common-mode range that extends below the negative supply voltage. Finally, to minimize offset error, the OPA397 has a typical offset voltage of merely ±0.25 μV (±5 μV maximum).

Given a symmetric load current of –1 A to +1 A, the voltage divider resistors (R_5 and R_6) must be equal. To be consistent with the shunt resistor, a tolerance of 0.5% is selected. To minimize power consumption, 10-kΩ resistors are used.

To set the gain of the difference amplifier, the common-mode range and output swing of the OPA397 must be considered. 式 3 and 式 4 depict the typical common-mode range and maximum output swing, respectively, of the OPA397 given a 3.3-V supply.

$$-100 \text{ mV} < V_{\text{CM}} < 3.4 \text{ V} \quad (3)$$

$$100 \text{ mV} < V_{\text{OUT}} < 3.2 \text{ V} \quad (4)$$

The gain of the difference amplifier can now be calculated as shown in 式 5:

$$\text{Gain}_{\text{Diff_Amp}} = \frac{V_{\text{OUT_Max}} - V_{\text{OUT_Min}}}{R_{\text{SHUNT}} \times (I_{\text{MAX}} - I_{\text{MIN}})} = \frac{3.2 \text{ V} - 100 \text{ mV}}{100 \text{ m}\Omega \times [1 \text{ A} - (-1 \text{ A})]} = 15.5 \frac{\text{V}}{\text{V}} \quad (5)$$

The resistor value selected for R_1 and R_3 is 1 k Ω . 15.4 k Ω is selected for R_2 and R_4 because this number is the nearest standard value. Therefore, the ideal gain of the difference amplifier is 15.4 V/V.

The gain error of the circuit primarily depends on R_1 through R_4 . As a result of this dependence, 0.1% resistors are selected. This configuration reduces the likelihood that the design requires a two-point calibration. A simple one-point calibration, if desired, removes the offset errors introduced by the 0.5% resistors.

8.2.3 Application Curve




图 8-2. Bidirectional Current-Sensing Circuit Performance: Output Voltage vs Input Current

9 Power Supply Recommendations

The OPAx397 are specified for operation from 1.7 V to 5.5 V (± 0.85 V to ± 2.75 V).

CAUTION

Exceeding supply voltages listed in the *Absolute Maximum Ratings* table can permanently damage the device.

10 Layout

10.1 Layout Guidelines


Pay attention to good layout practice. Keep traces short, and when possible, use a printed-circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1- μ F capacitor closely across the supply pins. These guidelines must be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic interference (EMI) susceptibility.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions must be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by making sure these potentials are equal on both input terminals. Other layout and design considerations include:


- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Use guard traces to minimize leakage current when ultra-low bias current is required.
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltage drift of 0.1 μ V/ $^{\circ}$ C or higher, depending on materials used.

10.2 Layout Example



10-1. OPA397 Layout Schematic



10-2. OPA397 Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI™ folder](#).

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- [Circuit Board Layout Techniques](#)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.5 Trademarks

e-trim™, TINA-TI™, and TI E2E™ are trademarks of Texas Instruments.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

すべての商標は、それぞれの所有者に帰属します。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA397DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2JXT	Samples
OPA397DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2JXT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated