













OPA2313-Q1

JAJSGL4-DECEMBER 2018

OPA2313-Q1 低消費電力、レール・ツー・レール入出力、オフセット標準値500μV、低コスト・システム用1MHzオペアンプ

1 特長

- 車載アプリケーション用にAEC-Q100認定済み
 デバイス温度グレード1
 -40°C∼+125°C、T_A
- 低コストのシステム用の高精度アンプ
- 低いI_O: 50µA/ch
- 広い電源電圧範囲: 1.8V~5.5V
- 低ノイズ: 25nV/√Hz (1kHz時)
- ゲイン帯域幅: 1MHz
- レール・ツー・レール入出力
- 低い入力バイアス電流: 0.2pA
- 低いオフセット電圧: 0.5mV
- ユニティ・ゲイン安定
- 内部RFI/EMIフィルタ

2 アプリケーション

- インフォテインメント
- エンジン制御ユニット
- 重載照明
- ローサイド・センシング
- バッテリ管理システム
- パッシブ型安全運転支援システム
- 静電容量式センシング
- 燃料ポンプ

3 概要

OPA2313-Q1デュアル・チャネル・オペアンプは、低消費電力と優れた性能を両立した製品です。これによって、インフォテインメント、エンジン制御ユニット、車載用照明など広範な用途に使用できます。OPA2313-Q1はレール・ツー・レール入出力(RRIO)、低い静止電流(標準値50μA)、広い帯域幅(1MHz)、非常に低いノイズ(1kHzにおいて25nV/νHz)が特長で、コストと性能の適切なバランスが必要な各種のアプリケーションに適しています。さらに、入力バイアス電流が小さいため、このデバイスはソース・インピーダンスがメガオーム単位のアプリケーションでも使用できます。

OPA2313-Q1は堅牢に設計されており、150pFまでの容量性負荷に対するユニティ・ゲイン安定性、RFI/EMI除去フィルタの搭載、オーバードライブ状態で位相反転が発生しない、高い静電放電(ESD)保護(4kV HBM)といった特長があるため、回路設計が容易です。


これらのデバイスは、1.8V (±0.9V)~5.5V (±2.75V)の電圧で動作するよう最適化され、拡張温度範囲の-40 $^{\circ}$ ~+125 $^{\circ}$ での動作が規定されています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
OPA2313-Q1	SOIC (8)	4.90mm×3.91mm
OPA2313-Q1	VSSOP (8)	3.00mm×3.00mm

(1) 提供されているすべてのパッケージについては、データシートの末 尾にある注文情報を参照してください。

EMIRR IN+と周波数との関係





www.ti.com



目次

1	特長1		7.4 Device Functional Modes	18
2	アプリケーション1	8	Application and Implementation	
3	概要1	•	8.1 Application Information	
4	改訂履歴		8.2 Typical Application	19
5	Pin Configuration and Functions		8.3 System Examples	20
6	Specifications	9	Power Supply Recommendations	21
•	6.1 Absolute Maximum Ratings 4	10	Layout	22
	6.2 ESD Ratings		10.1 Layout Guidelines	22
	6.3 Recommended Operating Conditions		10.2 Layout Example	22
	6.4 Thermal Information	11	デバイスおよびドキュメントのサポート	23
	6.5 Electrical Characteristics: 5.5 V5		11.1 ドキュメントのサポート	23
	6.6 Electrical Characteristics: 1.8 V		11.2 ドキュメントの更新通知を受け取る方法	
	6.7 Typical Characteristics: Tables of Graphs9		11.3 コミュニティ・リソース	
	6.8 Typical Characteristics		11.4 商標	
7	Detailed Description 16		11.5 静電気放電に関する注意事項	23
	7.1 Overview 16		11.6 Glossary	
	7.2 Functional Block Diagram 16	12	メカニカル、パッケージ、および注文情報	23
	7.3 Feature Description			


4 改訂履歴

日付	リビジョン	注
2018年12月	*	初版

www.ti.com JAJSGL4-DECEMBER 2018

5 Pin Configuration and Functions

OPA2313-Q1 D, DGK Packages 8-Pin SOIC, VSSOP Top View



Pin Functions: OPA2313-Q1

	PIN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN1-	2	1	Inverting input, channel 1
IN1+	3	1	Noninverting input, channel 1
IN2-	6	1	Inverting input, channel 2
IN2+	5	1	Noninverting input, channel 2
OUT1	1	0	Output, channel 1
OUT2	7	0	Output, channel 2
V-	4	_	Negative (lowest) supply or ground (for single-supply operation)
V+	8	_	Positive (highest) supply

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply voltage (V+) – (V–)	0	7	V
	Signal input terminals (2)	(V-) - (0.5)	(V+) + 0.5	V
	Signal input terminals (2)	-10	10	mA
Current	Output short circuit (3)	Conti	Continuous	
	Operating, T _A	-40	150	
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	–65	150	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
M		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ HBM ESD Classification Level 3A	±4000	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) CDM ESD Classification Level C6	±1000	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage (V+) - (V-)	1.8	5.5	V
T_A	Specified temperature	-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		0	OPA2313-Q1			
		D (SOIC)) DGK (VSSOP)	UNIT		
		8 Pins	8 Pins			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.4	191.2	°C/W		
R ₀ JC(top)	Junction-to-case (top) thermal resistance	89.5	61.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	78.6	111.9	°C/W		
ΨЈТ	Junction-to-top characterization parameter	29.9	5.1	°C/W		
ΨЈВ	Junction-to-board characterization parameter	78.1	110.2	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



www.ti.com

6.5 Electrical Characteristics: 5.5 V⁽¹⁾

For V_S = (V+) – (V–) = 5.5 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{CM} = V_{OUT} = V_S / 2, (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
Vos	Input offset voltage				0.5	2.5	mV
dV _{OS} /dT	Input offset voltage vs temperature		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		2		μV/°C
PSRR	Power-supply rejection ratio		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	74	90		dB
	Channel separation, dc	At dc	1		10		μV/V
INPUT V	OLTAGE RANGE						
V _{CM}	Common-mode voltage range	No phase reversal, rail-to-rail inpu	t	(V-) - 0.2		(V+) + 0.2	V
		(V-) - 0.2 V < V _{CM} < (V+) - 1.3 V	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	70	85		
CMRR	Common-mode rejection ratio	V _{CM} = -0.2 V to 5.7 V	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	64	80		dB
INPUT B	IAS CURRENT			I			
					±0.2	±10	·
I _B	Input bias current		$T_A = -40$ °C to 85 °C ⁽²⁾			±50	pА
J	1		$T_A = -40$ °C to 125°C ⁽²⁾			±600	
			^		±0.2	±10	
Ios	Input offset current		$T_A = -40$ °C to 85 °C ⁽²⁾			±50	pА
-03			$T_A = -40$ °C to 125°C ⁽²⁾			±600	,
NOISE			1A - 10 0 to 120 0			1000	
110.02	Input voltage noise (peak-to-peak)	f = 0.1 Hz to 10 Hz			6		μV_{PP}
	input voltage holse (peak to peak)	f = 10 kHz			22		н үрр
e_{n}	Input voltage noise density	f = 1 kHz 25			nV/√Hz		
i _n	Input current noise density	f = 1 kHz			5		fA/√Hz
	APACITANCE	1 - 1 1012					
	Differential				1		
C_{IN}	Common-mode				5		pF
OPEN-I (DOP GAIN						
0. 2 2.	50. O.m.	0.05 V < V _O < (V+) - 0.05 V, R _L =	100 kO	90	104		
A _{OL}	Open-loop voltage gain	$0.3 \text{ V} < \text{V}_0 < (\text{V+}) - 0.3 \text{ V}, R_L = 166 \text{ kgz}$		100	110		dB
AOL	Open-loop voltage gain	$0.3 \text{ V} < \text{V}_0 < (\text{V+}) = 0.3 \text{ V}, \text{ NL} = 2$ $0.1 \text{ V} < \text{V}_0 < (\text{V+}) = 0.1 \text{ V}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	104	116		ub
	Phase margin	V _S = 5 V, G = +1	1A = 40 0 to 120 0	104	65		0
ERECHE	NCY RESPONSE	VS = 3 V, O = +1			0.5		
GBW	Gain-bandwidth product	V _S = 5 V, C _L = 10 pF			1		MHz
SR	Slew rate	$V_S = 5 \text{ V}, G_L = 10 \text{ pr}$			0.5		V/µs
JIX .	Siew rate	To 0.1%, $V_S = 5 \text{ V}$, 2-V step, $G = 0$. 1		5		ν/μδ
t _S	Settling time	To 0.01%, $V_S = 5 \text{ V}$, 2-V step, $G = 6 \text{ To } 0.01\%$			6		
	Overload recovery time		- TI		3		μs
THD:N	Overload recovery time	$V_S = 5 \text{ V}, V_{IN} \times \text{Gain} > V_S$ $V_S = 5 \text{ V}, V_O = 1 \text{ V}_{RMS}, G = +1, f = 1 \text{ kHz}$			0.0045%		
THD+N	Total harmonic distortion + noise ⁽³⁾	$v_S - J v, v_O = i v_{RMS}, G = +i, i =$	- 1 N IZ		.004070		
OUTPUT		$R_L = 100 \text{ k}\Omega^{(2)}$				20	
		$R_L = 100 \text{ k}\Omega^{(2)}$ $R_L = 100 \text{ k}\Omega^{(2)}$	T 4090 to 40500		5	20	i
Vo	Voltage output swing from supply rails		$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		75	30	mV
		$R_{L} = 2 k\Omega^{(2)}$	T 4000 : 10505		75	100	i
		$R_{L} = 2 k\Omega^{(2)}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			125	
I _{SC}	Short-circuit current		T		±15		mA
			$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		±12		
Ro	Open-loop output impedance				2300		Ω

⁽¹⁾ Parameters with minimum or maximum specification limits are 100% production tested at 25°C, unless otherwise noted. Overtemperature limits are based on characterization and statistical analysis.

Specified by design and characterization; not production tested. Third-order filter; bandwidth = 80 kHz at -3 dB.



Electrical Characteristics: 5.5 V⁽¹⁾ (continued)

For V_S = (V+) - (V-) = 5.5 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{CM} = V_{OUT} = V_S / 2, (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT
POWE	POWER SUPPLY						
Vs	Specified voltage range				5	.5 (±2.75)	V
	$V_{S} = 5 \text{ V}, I_{O} = 0 \text{ mA}$				50	60	
IQ	Quiescent current per amplifier	$V_S = 5 V, I_O = 0 mA$	$T_A = -40$ °C to 125°C			85	μA
	Power-on time	$V_S = 0 \text{ V to 5 V, to 90\% } I_Q I$	level		10		μs



www.ti.com

6.6 Electrical Characteristics: 1.8 V⁽¹⁾

For V_S = (V+) - (V-) = 1.8 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_{S+} - 1.3 V, and V_{OUT} = V_S / 2, (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDIT	TONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
Vos	Input offset voltage				0.5	2.5	mV
dV _{OS} /dT	Input offset voltage vs temperature		$T_A = -40^{\circ}C$ to 125°C		2		μV/°C
PSRR	Power-supply rejection ratio		$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	74	90		dB
	Channel separation, dc	At dc	ı		10		μV/V
INPUT V	OLTAGE RANGE						
V _{CM}	Common-mode voltage range	No phase reversal, rail-to-rail input	t	(V-) - 0.2		(V+) + 0.2	V
		$(V-) - 0.2 V < V_{CM} < (V+) - 1.3 V$	$T_A = -40^{\circ}C$ to 125°C	70	85		
CMRR	Common-mode rejection ratio	$V_S = 1.8 \text{ V}, V_{CM} = -0.2 \text{ V to } 1.8 \text{ V}$		58	73		dB
		$V_{CM} = -0.2 \text{ V to } 1.6 \text{ V}$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	58	70		
INPUT BI	IAS CURRENT						
					±0.2	±10	
I _B	Input bias current		$T_A = -40$ °C to 85 °C ⁽²⁾			±50	pA
_			$T_A = -40$ °C to 125°C ⁽²⁾			±600	-
					±0.2	±10	
I _{OS}	Input offset current		$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}^{(2)}$			±50	pA
00	1		$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(2)}$			±600	·
NOISE			A				
	Input voltage noise (peak-to-peak)	f = 0.1 Hz to 10 Hz			6		μV _{PP}
	1	f = 10 kHz		22			
e _n Input voltage noise density		f = 1 kHz			25		nV/√Hz
İn	Input current noise density	f = 1 kHz			5		fA/√ Hz
INPUT C	APACITANCE						
	Differential				1		
C_{IN}	Common-mode				5		pF
OPEN-LO	OOP GAIN						
		0.05 V < V _O < (V+) - 0.05 V, R _L =	100 kO	100	110		
A_{OL}	Open-loop voltage gain	$0.1 \text{ V} < \text{V}_{\text{O}} < (\text{V+}) - 0.1 \text{ V}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	90	110		dB
FREQUE	NCY RESPONSE		1A 10 0 to 120 0				
GBW	Gain-bandwidth product	C _L = 10 pF			0.9		MHz
SR	Slew rate	G = +1			0.45		V/µs
OIX	Olew rate	To 0.1%, V _S = 5 V, 2-V step, G = -	<u> </u>		5		ν/μ3
t _S	Settling time				6		μs
	Overload recovery time	To 0.01%, $V_S = 5 \text{ V}$, 2-V step, $G = +1$			3		μο
THD+N	Total harmonic distortion + noise ⁽³⁾	$V_S = 5 \text{ V}, V_{IN} \times \text{Gain} > V_S$ $V_S = 5 \text{ V}, V_O = 1 \text{ V}_{RMS}, G = +1, f = 1 \text{kHz}$			0.0045%		
OUTPUT		VS = 0 V, VO = 1 VRMS, O = 11,1=	11012		7.00-1070		
55.1.61		$R_L = 100 \text{ k}\Omega^{(2)}$			5	15	
		$R_L = 100 \text{ k}\Omega^{(2)}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		<u> </u>	30	
Vo	Voltage output swing from supply rails	$R_{L} = 100 \text{ k}\Omega^{(2)}$ $R_{L} = 2 \text{ k}\Omega^{(2)}$	1A = -40 C 10 123 C		OF.	50	mV
			T = 40°C to 405°C		25	125	
	Chart sireuit surrert	$R_{L} = 2 k\Omega^{(2)}$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			125	۸ ـــر
I _{SC}	Short-circuit current				±6		mA -
R_0	Open-loop output impedance				2300		Ω

⁽¹⁾ Parameters with minimum or maximum specification limits are 100% production tested at 25°C, unless otherwise noted. Overtemperature limits are based on characterization and statistical analysis.

⁽²⁾ Specified by design and characterization; not production tested.

⁽³⁾ Third-order filter; bandwidth = 80 kHz at -3 dB.

Electrical Characteristics: 1.8 V⁽¹⁾ (continued)

For V_S = (V+) - (V-) = 1.8 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_{S+} - 1.3 V, and V_{OUT} = V_S / 2, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWE	R SUPPLY					
Vs	Specified voltage range		1.8 (±0.9)		5.5 (±2.75)	V
IQ	Quiescent current per amplifier	$V_S = 5 \text{ V}, I_O = 0 \text{ mA}$		50	60	μA
	Power-on time	$V_S = 0 \text{ V to 5 V, to 90\% I}_Q \text{ level}$		10		μs






6.7 Typical Characteristics: Tables of Graphs

表 1. Characteristic Performance Measurements

TITLE	FIGURE
Open-Loop Gain and Phase vs Frequency	図 1
Open-Loop Gain vs Temperature	⊠ 2
Quiescent Current vs Supply Voltage	⊠ 3
Quiescent Current vs Temperature	⊠ 4
Offset Voltage Production Distribution	⊠ 5
Offset Voltage Drift Distribution	⊠ 6
Offset Voltage vs Common-Mode Voltage (Maximum Supply)	⊠ 7
Offset Voltage vs Temperature	⊠ 8
CMRR and PSRR vs Frequency (RTI)	⊠ 9
CMRR and PSRR vs Temperature	図 10
0.1-Hz to 10-Hz Input Voltage Noise (5.5 V)	図 11
Input Voltage Noise Spectral Density vs Frequency (1.8 V, 5.5 V)	図 12
Input Voltage Noise vs Common-Mode Voltage (5.5 V)	☑ 13
Input Bias and Offset Current vs Temperature	☑ 14
Open-Loop Output Impedance vs Frequency	図 15
Maximum Output Voltage vs Frequency and Supply Voltage	図 16
Output Voltage Swing vs Output Current (over Temperature)	図 17
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (1.8 V)	図 18
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (5.5 V)	図 19
Small-Signal Overshoot vs Load Capacitance	図 20
Phase Margin vs Capacitive Load	図 21
Small-Signal Step Response, Noninverting (1.8 V)	図 22
Small-Signal Step Response, Noninverting (5.5 V)	図 23
Large-Signal Step Response, Noninverting (1.8 V)	図 24
Large-Signal Step Response, Noninverting (5.5 V)	図 25
Positive Overload Recovery	図 26
Negative Overload Recovery	図 27
No Phase Reversal	図 28
Channel Separation vs Frequency (Dual)	図 29
THD+N vs Amplitude (G = +1, 2 k Ω , 10 k Ω)	図 30
THD+N vs Amplitude (G = -1 , 2 k Ω , 10 k Ω)	図 31
THD+N vs Frequency (0.5 V _{RMS} , G = +1, 2 k Ω , 10 k Ω)	図 32
EMIRR IN+ vs Frequency	図 33

6.8 Typical Characteristics


At T_A = 25°C, V_S = 5 V, R_L = 10 k Ω connected to V_S / 2, and V_{CM} = V_{OUT} = V_S / 2, unless otherwise noted.






Typical Characteristics (continued)

At $T_A = 25^{\circ}C$, $V_S = 5$ V, $R_L = 10$ k Ω connected to V_S / 2, and $V_{CM} = V_{OUT} = V_S$ / 2, unless otherwise noted.



Typical Characteristics (continued)


At $T_A = 25$ °C, $V_S = 5$ V, $R_L = 10$ k Ω connected to V_S / 2, and $V_{CM} = V_{OUT} = V_S$ / 2, unless otherwise noted.







Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = 5$ V, $R_L = 10$ k Ω connected to V_S / 2, and $V_{CM} = V_{OUT} = V_S$ / 2, unless otherwise noted.




Typical Characteristics (continued)







Typical Characteristics (continued)




7 Detailed Description

7.1 Overview

The OPA2313-Q1 is a low-power, rail-to-rail input and output operational amplifier designed for cost-constrained applications. This device operates from 1.8 V to 5.5 V, is unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving loads greater than $10\text{-k}\Omega$ connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPA2313-Q1 to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes this device ideal for driving sampling analog-to-digital converters (ADCs).

The OPA2313-Q1 features 1-MHz bandwidth and 0.5-V/ μ s slew rate with only 50- μ A supply current per channel, providing good ac performance at very low power consumption. Low frequency (dc) applications are also well served with a low input noise voltage of 25 nV/ \sqrt{Hz} at 1 kHz, low input bias current (0.2 pA), and an input offset voltage of 0.5 mV (typical). The typical offset voltage drift is 2 μ V/°C; over the full temperature range the input offset voltage changes only 200 μ V (0.5 mV to 0.7 mV).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The OPA2313-Q1 device is fully specified and tested from 1.8 V to 5.5 V (±0.9 V to ±2.75 V). Parameters that vary with supply voltage are illustrated in the *Typical Characteristics* section.

7.3.2 Rail-to-Rail Input

The input common-mode voltage range of the OPA2313-Q1 device extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram* section. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3 V to 200 mV above the positive supply, while the P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) - 1.3 V. There is a small transition region, typically (V+) - 1.4 V to (V+) - 1.2 V, in which both pairs are on. This 200-mV transition region may vary up to 300 mV with process variation. Thus, the transition region (both stages on) may range from (V+) - 1.7 V to (V+) - 1.5 V on the low end, up to (V+) - 1.1 V to (V+) - 0.9 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to device operation outside this region.

7.3.3 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the OPA2313-Q1 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 10 k Ω , the output swings typically to within 5 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails, as shown in \boxtimes 17.

7.3.4 Common-Mode Rejection Ratio (CMRR)

CMRR for the OPA2313-Q1 device is specified in several ways so the best match for a given application may be used; see the *Electrical Characteristics*. First, the CMRR of the device in the common-mode range below the transition region ($V_{CM} < (V+) - 1.3 \text{ V}$) is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at ($V_{CM} = -0.2 \text{ V}$ to 5.7 V). This last value includes the variations seen through the transition region, as shown in \boxtimes 7.

7.3.5 Capacitive Load and Stability

The OPA2313-Q1 device is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPA2313-Q1 device may become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An op amp in the unity-gain (+1-V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA2313-Q1 device remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some capacitors (C_L greater than 1 μ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See the typical characteristic graph, \boxtimes 20.

Feature Description (continued)

One technique for increasing the capacitive load drive capability of the amplifier when it operates in a unity-gain configuration is to insert a small resistor, typically 10 Ω to 20 Ω , in series with the output, as shown in 2 34. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.




図 34. Improving Capacitive Load Drive

7.3.6 EMI Susceptibility and Input Filtering

Operational amplifiers vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the op amp, the DC offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all op amp pin functions may be affected by EMI, the signal input pins are likely to be the most susceptible. The OPA2313-Q1 device incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter. The filter is designed for a common-mode cutoff frequency of approximately 35 MHz (–3 dB), with a rolloff of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows op amps to be directly compared by the EMI immunity. ☒ 33 illustrates the results of this testing on the OPA2313-Q1 device. Detailed information may be found in *EMI Rejection Ratio of Operational Amplifiers*, available for download from www.ti.com.

7.3.7 Input and ESD Protection

The OPA2313-Q1 device incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. The ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings*. ☒ 35 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




図 35. Input Current Protection

7.4 Device Functional Modes

The OPA2313-Q1 device has a single functional mode. The device is powered on as long as the power-supply voltage is between 1.8 V $(\pm 0.9 \text{ V})$ and 5.5 V $(\pm 2.75 \text{ V})$.



8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPA2313-Q1 device is a low-power, rail-to-rail input and output operational amplifier. The device operates from 1.8 V to 5.5 V, is unity-gain stable, and is designed for a wide range of general-purpose applications. The class AB output stage is capable of driving loads greater than 10 k Ω connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPA2313-Q1 to be used in virtually any single-supply application.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in \boxtimes 36. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification may be added by selecting the input resistor (R_I) and the feedback resistor (R_I)



☑ 36. Inverting Amplifier Application

8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must also be considered. For instance, this application scales a signal of ± 0.5 V (1 V) to ± 1.8 V (3.6 V). Setting the supply at ± 2.5 V is sufficient to accommodate this application.

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using \pm 1 and \pm 2:

$$A_{V} = \frac{V_{OUT}}{V_{IN}} \tag{1}$$

$$A_{V} = \frac{1.8}{-0.5} = -3.6 \tag{2}$$


TEXAS INSTRUMENTS

Typical Application (continued)

When the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures the device does not draw too much current. The trade-off is that very large resistors (100s of kilohms) draw the smallest current but generate the highest noise. Small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 k Ω for R_I , resulting in a 36-k Ω resistor being used for R_F . The values are determined by $\vec{\Xi}$ 3:

$$A_{V} = -\frac{R_{F}}{R_{I}} \tag{3}$$


8.2.3 Application Curve



☑ 37. Inverting Amplifier Input and Output

8.3 System Examples

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as shown in 38.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

図 38. Single-Pole Low-Pass Filter

System Examples (continued)

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter may be used for this task, as shown in 39. For best results, the amplifier must have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to follow this guideline may result in phase shift of the amplifier.




図 39. Two-Pole, Low-Pass, Sallen-Key Filter

9 Power Supply Recommendations

The OPA2313-Q1 device is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from –40°C to +125°C. The *Typical Characteristics* section presents parameters that may exhibit significant variance with regard to operating voltage or temperature.

注意

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise may propagate into analog circuitry through the power pins of the circuit and the operational
 amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources
 local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most
 effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to
 ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to
 physically separate digital and analog grounds, paying attention to the flow of the ground current. For
 more detailed information, see Circuit Board Layout Techniques.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If the traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep R_F and R_G close to the inverting input to minimize parasitic capacitance, as shown in

 40.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example




図 40. Schematic Representation for
図 41




図 41. Layout Example

www.tij.co.jp JAJSGL4 – DECEMBER 2018

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『オペアンプのEMI除去率』
- 『基板のレイアウト技法』

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.

11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2313QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	23131	Samples
OPA2313QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2313Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 23-Jul-2021

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2313QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2313QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 23-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2313QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2313QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated