

# LMK3H0102 リファレンスレス、2 差動または 5 シングルエンド出力、PCIe Gen 1~6 準拠、プログラマブル BAW クロック ジェネレータ

## 1 特長

- BAW 共振器を内蔵、外部リファレンスは不要
- フレキシブルな周波数生成：
  - 2 チャンネル分圧器：2.5MHz~400MHz の範囲で最大 3 つの異なる出力周波数
  - 最大 200MHz までの LVCMOS 出力をサポート：1.8V、2.5V、または 3.3V
  - OUT0 ピンおよび OUT1 ピン上で AC-LVDS、DC-LVDS、LP-HCSL、LVCMOS の組み合わせ
  - 追加の LVCMOS 出力により最大 5 つの LVCMOS クロックを生成可能
- 総出力周波数安定性：±25ppm
- 2 つの機能モード：**I<sup>2</sup>C** または事前にプログラムされた **OTP**
  - 完全に構成可能な **I<sup>2</sup>C** アドレス
- 周囲温度：-40°C ~ 85°C
- PCIe Gen 1~Gen 6 準拠：共通クロック (SSC、SRNS、SRIS あり / なし)
- 非常に小さい PCIe ジッタ：
  - PCIe Gen 3 の共通クロックのジッタ：140fs 以下 (PCIe の上限は 1ps)
  - PCIe Gen 4 の共通クロックのジッタ：140fs 以下 (PCIe の上限は 500fs)
  - PCIe Gen 5 の共通クロックのジッタ：45fs 以下 (PCIe の上限は 150fs)
  - PCIe Gen 6 の共通クロックのジッタ：45fs 以下 (PCIe の上限は 100fs)
- SSC 出力モードと非 SSC 出力モードの混合をサポート、PCIe Gen 1~Gen 6 のすべてに準拠
  - 2 つの SSC 出力、2 つの非 SSC 出力、または 1 つの SSC 出力と 1 つの非 SSC 出力
- プログラム可能な SSC 変調深度
  - 事前プログラム済
    - み：-0.1%、-0.25%、-0.3%、および -0.5% のダウンスプレッド
  - 抵抗によるプログラミングが可能：-0.1% ~ -3% のダウンスプレッド、または ±0.05% ~ ±1.5% のセンタースプレッド
- VDD = VDDO = 1.8V/2.5V/3.3V±5%
- 両方の出力が LP-HCSL の場合、消費電流が 60mA まで低下
- LP-HCSL 出力において、500kHz のスイッチングノイズで -93.1dBc の PSNR を提供する内蔵 LDO
- スタートアップ時間：<5ms
- 出力間スキュー：<50ps
- フェイルセーフ** 入力および VDD ピン

## 2 アプリケーション

- PCIe Gen 1~Gen 6 のクロック生成

- サーバー・マザーボード
- NIC、SmartNIC
- ハードウェア・アクセラレータ
- PCIe SSD
- アドインカード、PCIe 拡張カード
- 複合機 (マルチファンクションプリンタ)

## 3 概要


LMK3H0102 は、スペクトラム拡散クロック (SSC) をサポートする、2 出力 PCIe Gen 1~Gen 6 準拠のリファレンスレス クロック ジェネレータです。このデバイスは、テキサス・インスツルメンツ独自のバルク弾性波 (BAW) 技術に基づいており、水晶振動子や外部クロック リファレンスを用いずに、±25ppm のクロック出力を供給します。このデバイスは、2 つの SSC クロック、2 つの非 SSC クロック、または 1 つの SSC クロックと 1 つの非 SSC クロックを同時に供給できます。このデバイスは、SSC ありまたは SSC なしの共通クロック、SRNS (Separate Reference No Spread)、SRIS (Separate Reference Independent Spread) など、Gen 1 から Gen 6 までの PCIe に完全準拠しています。

このデバイスは、GPIO ピンや **I<sup>2</sup>C** インターフェイスを介して簡単に構成できます。デバイスへの電力供給には、外付けの DC/DC 回路を使用できます。電源のフィルタ処理と DC/DC 回路からの電源供給に関する詳細なガイドラインについては、「**電源に関する推奨事項**」を参照してください。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
LMK3H0102	RER (TQFN, 16)	3.0mm × 3.0mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



概略ブロック図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	8.2 Typical Applications.....	<b>34</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>9 Power Supply Recommendations</b> .....	<b>43</b>
<b>3 概要</b> .....	<b>1</b>	9.1 Power-Up Sequencing.....	<b>43</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	9.2 Decoupling Power Supply Inputs.....	<b>43</b>
<b>5 Specifications</b> .....	<b>6</b>	<b>10 Layout</b> .....	<b>44</b>
5.1 Absolute Maximum Ratings.....	<b>6</b>	10.1 Layout Guidelines.....	<b>44</b>
5.2 ESD Ratings.....	<b>6</b>	10.2 Layout Example.....	<b>44</b>
5.3 Recommended Operating Conditions.....	<b>6</b>	<b>11 Device and Documentation Support</b> .....	<b>45</b>
5.4 Thermal Information.....	<b>6</b>	11.1 Documentation Support.....	<b>45</b>
5.5 Electrical Characteristics.....	<b>7</b>	11.2 ドキュメントの更新通知を受け取る方法.....	<b>45</b>
5.6 I2C Interface Specification.....	<b>14</b>	11.3 サポート・リソース.....	<b>45</b>
<b>6 Parameter Measurement Information</b> .....	<b>16</b>	11.4 Trademarks.....	<b>45</b>
6.1 Output Format Configurations.....	<b>16</b>	11.5 静電気放電に関する注意事項.....	<b>45</b>
<b>7 Detailed Description</b> .....	<b>18</b>	11.6 用語集.....	<b>45</b>
7.1 Overview.....	<b>18</b>	<b>12 Device Registers</b> .....	<b>46</b>
7.2 Functional Block Diagram.....	<b>19</b>	12.1 Register Maps.....	<b>46</b>
7.3 Feature Description.....	<b>19</b>	<b>13 Revision History</b> .....	<b>56</b>
7.4 Device Functional Modes.....	<b>25</b>	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	<b>56</b>
7.5 Programming.....	<b>31</b>	14.1 Package Option Addendum.....	<b>60</b>
<b>8 Application and Implementation</b> .....	<b>34</b>	14.2 Tape and Reel Information.....	<b>61</b>
8.1 Application Information.....	<b>34</b>		

## 4 Pin Configuration and Functions




図 4-1. LMK3H0102 16-Pin TQFN Top View

表 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
OUT0_P, OUT0_N	8, 7	O	Clock output 0. Supports LP-HCSL (85 Ω or 100 Ω), LVDS or 1.8-V/2.5-V/3.3-V LVCMOS.
OUT1_P, OUT1_N	12, 11	O	Clock output 1. Supports LP-HCSL (85 Ω or 100 Ω), LVDS or 1.8-V/2.5-V/3.3-V LVCMOS.
REF_CTRL (REF_CLK)	15	I/O	Multifunctional pin. At power up, the state of this pin is latched to select the functionality of Pin 2, Pin 3 and Pin 4. Pull low or leave floating for I2C mode or high for OTP mode prior to power-up. After power-up, this pin can be programmed as an additional LVCMOS output (REF_CLK), active-high CLK_READY signal (default), or disabled. See <a href="#">REF_CTRL Operation</a> for more details. This pin has an 880-kΩ internal pulldown resistor.
OE	1	I	Global Output Enable. Active low. 2-state logic input pin. This pin has a 75-kΩ internal pulldown resistor. See <a href="#">Output Enable</a> for more details. <ul style="list-style-type: none"> <li>Low/Floating: OUT0 and OUT1 enabled</li> <li>High: OUT0 and OUT1 disabled</li> </ul>
FMT_ADDR	2	I	Multifunctional pin. Functionality is determined by REF_CTRL (pin 15) at power up. See <a href="#">OTP Mode</a> and <a href="#">I2C Mode</a> for more details. This pin has an 880-kΩ internal pulldown resistor. <ul style="list-style-type: none"> <li>I2C Mode: This pin selects the I2C address.</li> <li>OTP Mode: This pin sets the output format.</li> </ul>
OTP_SEL0/SCL, OTP_SEL1/SDA	3, 4	I, I/O	Multifunctional pin. Functionality is determined by REF_CTRL (pin 15) at power up. See <a href="#">OTP Mode</a> and <a href="#">I2C Mode</a> for details. These pins have 880-kΩ internal pulldown resistors. <ul style="list-style-type: none"> <li>I2C Mode: These pins are the I2C clock and data connections.</li> <li>OTP Mode: These pins select the OTP page.</li> </ul>

表 4-1. Pin Functions (続き)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
VDD	5, 14, 16	P	1.8-V, 2.5-V or 3.3-V device power supply. A 0.1-μF capacitor must be placed as close to each of the pins as possible.
VDDO_0, VDDO_1	10, 13	P	1.8-V, 2.5-V or 3.3-V OUT0 and OUT1 power supply. If VDD is 1.8 V or 2.5 V, the VDDO pins must be the same voltage as VDD. A 0.1-μF capacitor must be placed as close to each of the pins as possible.
NC	6, 9	N/A	No connect. Pins can be connected to GND, VDD, or otherwise tied to any potential within the Supply Voltage range stated in the <a href="#">Absolute Maximum Ratings</a> .
DAP	17	G	GND

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

表 4-2. BLOT

NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
OUT0_N	7	O	Clock output 0. Supports LP-HCSL (85 Ω or 100 Ω), LVDS or 1.8-V/2.5-V/3.3-V LVCMOS.
OUT0_P	8	O	Clock output 0. Supports LP-HCSL (85 Ω or 100 Ω), LVDS or 1.8-V/2.5-V/3.3-V LVCMOS.
OUT1_N	11	O	Clock output 1. Supports LP-HCSL (85 Ω or 100 Ω), LVDS or 1.8-V/2.5-V/3.3-V LVCMOS.
OUT1_P	12	O	Clock output 1. Supports LP-HCSL (85 Ω or 100 Ω), LVDS or 1.8-V/2.5-V/3.3-V LVCMOS.
REF_CTRL	15	I/O	Multifunctional pin. At power up, the state of this pin is latched to select the functionality of Pin 2, Pin 3 and Pin 4. Pull low or leave floating for I2C mode or high for OTP mode prior to power-up. After power-up, this pin can be programmed as an additional LVCMOS output (REF_CLK), active-high CLK_READY signal (default), or disabled. See REF_CTRL Operation for more details. This pin has an 880-kΩ internal pulldown resistor.
OE	1	I	Global Output Enable. Active low. 2-state logic input pin. This pin has a 75-kΩ internal pulldown resistor. See Output Enable for more details. <ul style="list-style-type: none"> <li>Low/Floating: OUT0 and OUT1 enabled</li> <li>High: OUT0 and OUT1 disabled</li> </ul>
FMT_ADDR	2	I	Multifunctional pin. Functionality is determined by REF_CTRL (pin 15) at power up. See <i>OTP Mode</i> and <i>I<sup>2</sup>C Mode</i> for more details. This pin has a 75-kΩ internal pulldown resistor. <ul style="list-style-type: none"> <li>I2C Mode: This pin selects the I2C address.</li> <li>OTP Mode: This pin sets the output format.</li> </ul>
OTP_SEL0/SCL	3	I	Multifunctional pin. Functionality is determined by REF_CTRL (pin 15) at power up. See <i>OTP Mode</i> and <i>I<sup>2</sup>C Mode</i> for more details. <ul style="list-style-type: none"> <li>I2C Mode: These pins are the I2C clock and data connections.</li> <li>OTP Mode: These pins select the OTP page.</li> </ul>
OTP_SEL1/SDA	4	I/O	Multifunctional pin. Functionality is determined by REF_CTRL (pin 15) at power up. See <i>OTP Mode</i> and <i>I<sup>2</sup>C Mode</i> for more details. <ul style="list-style-type: none"> <li>I2C Mode: These pins are the I2C clock and data connections.</li> <li>OTP Mode: These pins select the OTP page.</li> </ul>
VDD	5	P	1.8-V, 2.5-V or 3.3-V device power supply. A 0.1-μF capacitor must be placed as close to each of the pins as possible.
VDD	14	P	1.8-V, 2.5-V or 3.3-V device power supply. A 0.1-μF capacitor must be placed as close to each of the pins as possible.
VDD	16	P	1.8-V, 2.5-V or 3.3-V device power supply. A 0.1-μF capacitor must be placed as close to each of the pins as possible.

**表 4-2. BLOT (続き)**

NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
VDDO_0	10	P	1.8-V, 2.5-V or 3.3-V OUT0 and OUT1 power supply. If VDD is 1.8 V or 2.5 V, the VDDO pins must be the same voltage as VDD. A 0.1-μF capacitor must be placed as close to each of the pins as possible.
VDDO_1	13	P	1.8-V, 2.5-V or 3.3-V OUT0 and OUT1 power supply. If VDD is 1.8 V or 2.5 V, the VDDO pins must be the same voltage as VDD. A 0.1-μF capacitor must be placed as close to each of the pins as possible.
NC	6	N/A	No connect. Pins can be connected to GND, VDD, or otherwise tied to any potential within the Supply Voltage range stated in the <i>Absolute Maximum Ratings</i> .
NC	9	N/A	No connect. Pins can be connected to GND, VDD, or otherwise tied to any potential within the Supply Voltage range stated in the <i>Absolute Maximum Ratings</i> .
DAP	–	G	GND

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	−0.3	3.9	V
V <sub>DDO</sub>	Output supply voltage	−0.3	3.9	V
V <sub>IN</sub>	Logic input voltage (V <sub>DD</sub> = V <sub>DDO</sub> = −0.3 to 3.9 V)	−0.3	3.9	V
V <sub>OUT</sub>	Voltage applied to OUTx_P and OUTx_N pins (when outputs are high or low)	−0.3	V <sub>DDO_x</sub> + 0.3	V
	Voltage applied to OUTx_P and OUTx_N pins (when outputs are LVCMOS tri-state)	−0.3	1.89	V
	Voltage applied to OUTx_P and OUTx_N pins (when outputs are LP-HCSL or LVDS tri-state)	−0.3	1.5	V
T <sub>J</sub>	Junction temperature		105	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JS-002, all pins <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

V<sub>DD</sub> = V<sub>DDO</sub> = 1.8 V, 2.5 V or 3.3 V ± 5%, T<sub>A</sub> = T<sub>A,min</sub> to T<sub>A,max</sub>

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	1.71	1.8	1.89	V
		2.375	2.5	2.625	V
		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output supply voltage	1.71	1.8	1.89	V
		2.375	2.5	2.625	V
		3.135	3.3	3.465	V
T <sub>A</sub>	Ambient temperature	−40		85	°C
T <sub>J</sub>	Junction temperature	−40		125	°C
t <sub>ramp</sub>	Power supply ramp time. V <sub>DD</sub> = 1.8 V	0.05		5	ms
t <sub>ramp</sub>	Power supply ramp time. V <sub>DD</sub> = 2.5 V or 3.3 V	0.05		5	ms

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DEVICE	UNIT
		PKG DES (PKG FAM)	
		PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	TBD	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	TBD	°C/W

THERMAL METRIC <sup>(1)</sup>		DEVICE	UNIT
		PKG DES (PKG FAM)	
		PINS	
R <sub>θJB</sub>	Junction-to-board thermal resistance	TBD	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	TBD	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	TBD	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Electrical Characteristics

V<sub>DD</sub> = V<sub>DDO</sub> = 1.8 V, 2.5 V or 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>FREQUENCY STABILITY</b>						
Δf <sub>total</sub>	Total frequency stability		–25		25	ppm
Δf <sub>init</sub>	Initial frequency stability	T <sub>A</sub> = 25°C	–1		1	ppm
Δf <sub>temp</sub>	Frequency stability due to temperature	Over Recommended Operating Condition, dT/dt < 10°K/min	–10		10	ppm
Δf <sub>aging</sub>	Frequency stability due to aging	10 years at 25°C	TBD		TBD	ppm
<b>LP-HCSL CLOCK OUTPUT CHARACTERISTICS</b>						
f <sub>out</sub>	Output frequency		2.5		400	MHz
V <sub>min</sub>	Output low voltage (undershoot included)		–60		25	mV
V <sub>overshoot</sub>	Overshoot voltage. V <sub>max</sub> - V <sub>OH</sub>				150	mV
V <sub>OH,2.5/3.3</sub>	Output high voltage. VDD = 2.5 V or 3.3 V	code = 0	594	625	656	mV
		code = 1	614	647	679	mV
		code = 2	635	668	702	mV
		code = 3	656	690	725	mV
		code = 4	676	712	747	mV
		code = 5	697	733	770	mV
		code = 6 (default)	717	755	793	mV
		code = 7	738	777	816	mV
		code = 8	758	798	838	mV
		code = 9	779	820	861	mV
		code = 10	800	842	884	mV
		code = 11	820	863	907	mV
		code = 12	841	885	929	mV
		code = 13	861	907	952	mV
		code = 14	882	928	975	mV
		code = 15	903	950	998	mV

$V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V or } 3.3\text{ V} \pm 5\%, T_A = -40^\circ\text{C to } 85^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH,1.8}$	Output high voltage. VDD = 1.8 V	code = 0	563	625	688	mV
		code = 1	582	647	712	mV
		code = 2	601	668	735	mV
		code = 3	621	690	759	mV
		code = 4	641	712	783	mV
		code = 5	660	733	806	mV
		code = 6 (default)	680	755	831	mV
		code = 7	699	777	855	mV
		code = 8	718	798	878	mV
		code = 9	738	820	902	mV
		code = 10	758	842	926	mV
		code = 11	777	863	949	mV
		code = 12	797	885	974	mV
		code = 13	816	907	998	mV
		code = 14	835	928	1021	mV
		code = 15	855	950	1045	mV
$Z_{diff}$	LP-HCSL static differential impedance		80.75	85	91.25	$\Omega$
			95	100	105	$\Omega$
dV/dt	Output slew rate (rising and falling edge)	Measured from –150 mV to +150 mV on the differential waveform, centered on the zero crossing point. OUTx_SLEW_RATE = 0 (TBD) <sup>(1)</sup>	2.1		3.1	V/ns
		Measured from –150 mV to +150 mV on the differential waveform, centered on the zero crossing point. OUTx_SLEW_RATE = 0 <sup>(1)</sup>	2.3		3.5	V/ns
		Measured from –150 mV to +150 mV on the differential waveform, centered on the zero crossing point. OUTx_SLEW_RATE = 1 <sup>(1)</sup>	2		3.2	V/ns
		Measured from –150 mV to +150 mV on the differential waveform, centered on the zero crossing point. OUTx_SLEW_RATE = 2 <sup>(1)</sup>	1.7		2.8	V/ns
		Measured from –150 mV to +150 mV on the differential waveform, centered on the zero crossing point. OUTx_SLEW_RATE = 3 <sup>(1)</sup>	1.4		2.7	V/ns
$\Delta dV/dt$	Rising edge rate to falling edge rate matching	See <sup>(1)</sup>			3	%
ODC	Output duty cycle	See <sup>(1)</sup>	49.9		50.3	%
		$f_{out} \leq 325\text{ MHz}$	48.8		50.8	%
		$325\text{ MHz} < f_{out} \leq 400\text{ MHz}$	48.6		51.8	%
$t_{skew}$	Output to output skew	Same FOD, LP-HCSL output			50	ps
$V_{cross}$	Absolute crossing point voltage	See <sup>(1)</sup>	280		480	mV
$\Delta V_{cross}$	Variation of $V_{cross}$ over all clock edges	See <sup>(1)</sup>			30	mV
$ V_{RB} $	Absolute value of ring back voltage	See <sup>(1)</sup>	100			mV
$t_{stable}$	Time before $V_{RB}$ is allowed	See <sup>(1)</sup>	500			ps
$J_{cycle-to-cycle}$	Cycle to cycle jitter, Common Clock no SSC	See <sup>(1)</sup>			150	ps



$V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V}$  or  $3.3\text{ V} \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$J_{\text{cycle-to-cycle}}$	Cycle to cycle jitter, Common Clock, -0.5% SSC	See <sup>(1)</sup>			150	ps
$t_{\text{period\_abs}}$	Absolute period including jitter and SSC	See <sup>(1)</sup>	9.949	10	10.101	ns
$t_{\text{period\_avg\_CC}}$	Average clock period accuracy, Common Clock	See <sup>(1)</sup>	-100		2600	ppm
$t_{\text{period\_avg\_SRIS}}$	Average clock period accuracy, SRIS	See <sup>(1)</sup>	-100		1600	ppm
<b>LVDS CLOCK OUTPUT CHARACTERISTICS</b>						
$f_{\text{out}}$	Output frequency		2.5		400	MHz
$ V_{\text{OD}} $	Steady-state magnitude of the differential output voltage $ V_{\text{OUTP}} - V_{\text{OUTN}} $	100 $\Omega$ external termination	250	350	450	mV
$\Delta V_{\text{pp-diff}}$	Change in differential output voltage swing between complementary output states	100 $\Omega$ external termination			50	mV
$V_{\text{OS}}$	Output offset voltage (common mode voltage)	$V_{\text{DDO}} = 3.3\text{ V}$ , 100 $\Omega$ external termination	1.12	1.2	1.365	V
		$V_{\text{DDO}} = 2.5\text{ V}$ , 100 $\Omega$ external termination	1.1	1.2	1.345	V
		$V_{\text{DDO}} = 1.8\text{ V}$ , 100 $\Omega$ external termination	0.8		0.97	V
$\Delta V_{\text{OS}}$	Change in $V_{\text{OS}}$ between complementary output states				50	mV
$I_{\text{SA}}, I_{\text{SB}}$	Short-circuit current. Magnitude of current with the generator output terminals short-circuited to the generator circuit common		-24		24	mA
$I_{\text{SAB}}$	Short-circuit current. Magnitude of current with generator output terminals short-circuited to each other		-12		12	mA
$t_{\text{R}}, t_{\text{F}}$	20% to 80% differential rise/fall time	PADCAP_CHx = 0	195		315	ps
		PADCAP_CHx = 1	250		440	ps
		PADCAP_CHx = 2	270		610	ps
		PADCAP_CHx = 3	280		800	ps
$t_{\text{skew}}$	Output to output skew	Same FOD, LVDS output			50	ps
ODC	Output duty cycle		49		51.1	%
<b>LVC MOS CLOCK OUTPUT CHARACTERISTICS</b>						
$f_{\text{out}}$	Output frequency		2.5		200	MHz
$dV/dt$	Output slew rate	$V_{\text{DDO}} = 3.3\text{ V} \pm 5\%$ , measured from 20% to 80%, 4.7 pF load	2.6		4.7	V/ns
		$V_{\text{DDO}} = 2.5\text{ V} \pm 5\%$ , measured from 20% to 80%, 4.7 pF load	2.6		3.7	V/ns
		$V_{\text{DDO}} = 1.8\text{ V} \pm 5\%$ , measured from 20% to 80%, 4.7 pF load	1		3.2	V/ns
$V_{\text{OH}}$	Output high voltage	$I_{\text{OH}} = -15\text{ mA}$ at 3.3 V	0.8 x $V_{\text{DDO}}$		$V_{\text{DDO}}$	V
		$I_{\text{OH}} = -12\text{ mA}$ at 2.5 V				
		$I_{\text{OH}} = -8\text{ mA}$ at 1.8 V				
$V_{\text{OL}}$	Output low voltage	$I_{\text{OL}} = 15\text{ mA}$ at 3.3 V			0.4	V
		$I_{\text{OL}} = 12\text{ mA}$ at 2.5 V				
		$I_{\text{OL}} = 8\text{ mA}$ at 1.8 V				
$I_{\text{leak}}$	Output leakage current	Output tri-stated. $V_{\text{DD}} = V_{\text{DDO}} = 3.465\text{ V}$	-5	0	5	$\mu\text{A}$
$R_{\text{out}}$	Output impedance			17		$\Omega$
ODC	Output duty cycle	$f_{\text{out}} \leq 156.25\text{ MHz}$	45		55	%
		$f_{\text{out}} > 156.25\text{ MHz}$	40		60	%

**LMK3H0102**

JAJSS15 – NOVEMBER 2023

 $V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V}$  or  $3.3\text{ V} \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{skew}}$	Output-to-output skew	Same FOD, LVCMOS output			50	ps
$C_{\text{load}}$	Maximum load capacitance				15	pF
<b>LVCMOS REFCLK CHARACTERISTICS</b>						
$f_{\text{out}}$	Output frequency	See <sup>(2)</sup>	12.5 <sup>(3)</sup>		200	MHz
$dV/dt$	Output slew rate	$V_{DDO} = 3.3\text{ V} \pm 5\%$ , measured from 20% to 80%, 4.7 pF load <sup>(2)</sup>	2.6		6.7	V/ns
		$V_{DDO} = 2.5\text{ V} \pm 5\%$ , measured from 20% to 80%, 4.7 pF load <sup>(2) (4)</sup>	1.8		4.5	V/ns
		$V_{DDO} = 1.8\text{ V} \pm 5\%$ , measured from 20% to 80%, 4.7 pF load <sup>(2) (4)</sup>	1		3.2	V/ns
$I_{\text{leak}}$	Output leakage current	Output tri-stated. $V_{DD} = V_{DDO} = 3.465\text{ V}$ <sup>(2) (4)</sup>	–5		5	μA
$R_{\text{out}}$	Output impedance			17		Ω
ODC	Output duty cycle	$f_{\text{out}} \leq 156.25\text{ MHz}$ <sup>(2)</sup>	45		55	%
ODC	Output duty cycle	$f_{\text{out}} > 156.25\text{ MHz}$ <sup>(2)</sup>	40		60	%
$C_{\text{load}}$	Maximum load capacitance	See <sup>(2)</sup>			15	pF
RJ	Random jitter	12 kHz to 20 MHz integrated jitter at 50 MHz <sup>(2)</sup>			0.5	ps
<b>SSC CHARACTERISTICS</b>						
$f_{\text{out}}$	Output frequency range that supports SSC (any output format)		2.5		200	MHz
$f_{\text{SSC}}$	SSC modulation frequency		30	31.5	33	kHz
$f_{\text{SSC-deviation}}$	SSC deviation (modulation depth)	Down spread (programmable)	–3		–0.1	%
		Center spread (programmable)	±0.05		±1.5	%
$f_{\text{SSC-deviation-accuracy}}$	SSC deviation accuracy	$f_{\text{out}} \leq 100\text{ MHz}$ , down spread	0		0.01	%
		$100\text{ MHz} < f_{\text{out}} \leq 200\text{ MHz}$ , down spread	0		0.05	%
		$f_{\text{out}} \leq 100\text{ MHz}$ , center spread	0		0.01	%
		$100\text{ MHz} < f_{\text{out}} \leq 200\text{ MHz}$ , center spread	0		0.05	%
$df/dt$	max SSC frequency slew rate	$0 < f_{\text{SSC-deviation}} \leq -0.5\%$			1250	ppm/us
<b>JITTER CHARACTERISTICS</b>						
$J_{\text{PCle1-cc-SSC-off}}$	PCle Gen 1 Common Clock jitter, SSC is off (jitter limit = 86 ps)	SSC disabled on both outputs			0.4	ps
$J_{\text{PCle1-cc-SSC-on}}$	PCle Gen 1 Common Clock jitter, $-0.5\% \leq \text{SSC} < 0\%$ (jitter limit = 86 ps)	SSC enabled on both outputs			0.7	ps
$J_{\text{PCle2-cc-SSC-off}}$	PCle Gen 2 Common Clock jitter, SSC is off (jitter limit = 3 ps)	SSC disabled on both outputs		0.1	0.2	ps
$J_{\text{PCle2-cc-SSC-on}}$	PCle Gen 2 Common Clock jitter, $-0.5\% \leq \text{SSC} < 0\%$ (jitter limit = 3 ps)	SSC enabled on both outputs		0.2	0.35	ps
$J_{\text{PCle2-SRNS}}$	PCle Gen 2 SRNS jitter	SSC disabled on both outputs		0.1	0.26	ps
$J_{\text{PCle2-SRIS}}$	PCle Gen 2 SRIS jitter, $-0.3\% \leq \text{SSC} < 0\%$	SSC enabled on both outputs		0.2	0.36	ps
$J_{\text{PCle3-cc-SSC-off}}$	PCle Gen 3 Common Clock jitter, SSC is off (jitter limit = 1 ps)	SSC disabled on both outputs		32.8	60	fs
$J_{\text{PCle3-cc-SSC-on}}$	PCle Gen 3 Common Clock jitter, $-0.5\% \leq \text{SSC} < 0\%$ (jitter limit = 1 ps)	SSC enabled on both outputs		55.4	109	fs
$J_{\text{PCle3-SRNS}}$	PCle Gen 3 SRNS jitter	SSC disabled on both outputs		35.9	67	fs
$J_{\text{PCle3-SRIS}}$	PCle Gen 3 SRIS jitter, $-0.3\% \leq \text{SSC} < 0\%$	SSC enabled on both outputs		155.6	317	fs

$V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V}$  or  $3.3\text{ V} \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
J <sub>PCle4-cc-SSC_off</sub>	PCle Gen 4 Common Clock jitter, SSC is off (jitter limit = 500 fs)	SSC disabled on both outputs		32.8	60	fs
J <sub>PCle4-cc-SSC_on</sub>	PCle Gen 4 Common Clock jitter, $-0.5\% \leq \text{SSC} < 0\%$ (jitter limit = 500 fs)	SSC enabled on both outputs		55.4	110	fs
J <sub>PCle4-SRNS</sub>	PCle Gen 4 SRNS jitter	SSC disabled on both outputs		35.9	68	fs
J <sub>PCle4-SRIS</sub>	PCle Gen 4 SRIS jitter, $-0.3\% \leq \text{SSC} < 0\%$	SSC enabled on both outputs		86.4	164	fs
J <sub>PCle5-cc-SSC_off</sub>	PCle Gen 5 Common Clock jitter, SSC is off (jitter limit = 150 fs)	SSC disabled on both outputs		11.1	26	fs
J <sub>PCle5-cc-SSC_on</sub>	PCle Gen 5 Common Clock jitter, $-0.5\% \leq \text{SSC} < 0\%$ (jitter limit = 150 fs)	SSC enabled on both outputs		20.3	47	fs
J <sub>PCle5-SRNS</sub>	PCle Gen 5 SRNS jitter	SSC disabled on both outputs		12.7	30	fs
J <sub>PCle5-SRIS</sub>	PCle Gen 5 SRIS jitter, $-0.3\% \leq \text{SSC} < 0\%$	SSC enabled on both outputs		22.9	51	fs
J <sub>PCle6-cc-SSC_off</sub>	PCle Gen 6 Common Clock jitter, SSC is off (jitter limit = 100 fs)	SSC disabled on both outputs		7.9	16	fs
J <sub>PCle6-cc-SSC_on</sub>	PCle Gen 6 Common Clock jitter, $-0.5\% \leq \text{SSC} < 0\%$ (jitter limit = 100 fs)	SSC enabled on both outputs		13.5	28	fs
J <sub>PCle6-SRNS</sub>	PCle Gen 6 SRNS jitter	SSC disabled on both outputs		11.2	24	fs
J <sub>PCle6-SRIS</sub>	PCle Gen 6 SRIS jitter, $-0.3\% \leq \text{SSC} < 0\%$	SSC enabled on both outputs		17.7	36	fs
R <sub>JRMS</sub>	12 kHz to 20 MHz RMS jitter	$f_{\text{out}} = 100\text{ MHz}$		144	200	fs
R <sub>JRMS</sub>	12 kHz to 20 MHz RMS jitter	$f_{\text{out}} = 125\text{ MHz}$		117.6	150	fs
R <sub>JRMS</sub>	12 kHz to 20 MHz RMS jitter	$f_{\text{out}} = 156.25\text{ MHz}$		108.5	125	fs
R <sub>JRMS</sub>	12 kHz to 20 MHz RMS jitter	$f_{\text{out}} = 212.5\text{ MHz}$		107.3	150	fs
R <sub>JRMS</sub>	12 kHz to 20 MHz RMS jitter	$f_{\text{out}} = 312.5\text{ MHz}$		91.9	115	fs

#### TIMING CHARACTERISTICS

t <sub>startup</sub>	Start-up time	$V_{DD} = 2.5\text{ V}$ or $3.3\text{ V}$ . Time elapsed from all $V_{DD}$ pins reach 2.1 V until first output clock rising edge. Output clock is always within specification		1	ms
		$V_{DD} = 1.8\text{ V}$ . Time elapsed from all $V_{DD}$ pins reach 1.6 V until first output clock rising edge. Output clock is always within specification		1.5	ms
t <sub>OE</sub>	Output enable time.	After CLOCK_READY status is '1', time elapsed between OE assertion and first output clock rising edge. Output is not tristated when disabled.		7	output clock cycles
t <sub>OD</sub>	Output disable time.	Time elapsed between OE deassertion and last output clock falling edge.		7	output clock cycles

#### POWER CONSUMPTION CHARACTERISTICS

$V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V or } 3.3\text{ V} \pm 5\%, T_A = -40^\circ\text{C to } 85^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DD</sub>	Core supply current, not including output drivers	One FOD enabled, 100 MHz ≤ f <sub>FOD</sub> ≤ 200 MHz		49.1	TBD	mA
		One FOD enabled, 200 MHz < f <sub>FOD</sub> ≤ 400 MHz		52.7	TBD	mA
		Two FODs enabled, 100 MHz ≤ f <sub>FOD</sub> ≤ 200 MHz		61.7	TBD	mA
		Two FODs enabled, 200 MHz < f <sub>FOD</sub> ≤ 400 MHz		68.5	TBD	mA
I <sub>DDO</sub>	Output supply current, per output channel	LP-HCSL. f <sub>out</sub> ≤ 100 MHz		10.1	TBD	mA
		LP-HCSL. 100 MHz < f <sub>out</sub> ≤ 200 MHz		13.2	TBD	mA
		LP-HCSL. 200 MHz < f <sub>out</sub> ≤ 300 MHz		13.7	TBD	mA
		LP-HCSL. 300 MHz < f <sub>out</sub> ≤ 400 MHz		14.4	TBD	mA
		LVDS. f <sub>out</sub> ≤ 100 MHz		6	TBD	mA
		LVDS. 100 MHz < f <sub>out</sub> ≤ 200 MHz		6.8	TBD	mA
		LVDS. 200 MHz < f <sub>out</sub> ≤ 300 MHz		7.6	TBD	mA
		LVDS. 300 MHz < f <sub>out</sub> ≤ 400 MHz		8.4	TBD	mA
		1.8 V LVCMOS. f <sub>out</sub> = 50 MHz		4.2	TBD	mA
		1.8 V LVCMOS. f <sub>out</sub> = 200 MHz		11.7	TBD	mA
		2.5 V LVCMOS. f <sub>out</sub> = 50 MHz		5.6	TBD	mA
		2.5 V LVCMOS. f <sub>out</sub> = 200 MHz		15.3	TBD	mA
		3.3 V LVCMOS. f <sub>out</sub> = 50 MHz		6.8	TBD	mA
		3.3 V LVCMOS. f <sub>out</sub> = 200 MHz		19.2	TBD	mA
I <sub>DDREF</sub>	REFCLK supply current	1.8 V LVCMOS. f <sub>out</sub> = 50 MHz		3.4	TBD	mA
		1.8 V LVCMOS. f <sub>out</sub> = 200 MHz		9.5	TBD	mA
		2.5 V LVCMOS. f <sub>out</sub> = 50 MHz		4.7	TBD	mA
		2.5 V LVCMOS. f <sub>out</sub> = 200 MHz		12.8	TBD	mA
		3.3 V LVCMOS. f <sub>out</sub> = 50 MHz		5.9	TBD	mA
		3.3 V LVCMOS. f <sub>out</sub> = 200 MHz		16.6	TBD	mA
PSNR CHARACTERISTICS						
PSNR <sub>LVC</sub> MOS	Power Supply Noise Rejection for LVCMOS outputs <sup>(4)</sup>	10 kHz		−76.7	−61.2	dBc
		50 kHz		−80.9	−60.9	dBc
		100 kHz		−81.8	−60	dBc
		500 kHz		−84.3	−64.9	dBc
		1 MHz		−97.6	−82.1	dBc
		5 MHz		−104.3	−83.1	dBc
		10 MHz		−108.7	−94.2	dBc
PSNR <sub>LVDS</sub> s	Power Supply Noise Rejection for LVDS outputs <sup>(4)</sup>	10 kHz		−79.5	−74.5	dBc
		50 kHz		−83.5	−77	dBc
		100 kHz		−83	−75.3	dBc
		500 kHz		−88.3	−83.1	dBc
		1 MHz		−123.4	−106.6	dBc
		5 MHz		−115	−92.3	dBc
		10 MHz		−123.7	−108.9	dBc

$V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V}$  or  $3.3\text{ V} \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSNR <sub>LP-HCSL</sub>	Power Supply Noise Rejection for LP-HCSL outputs <sup>(4)</sup>	10 kHz		–80.1	–74.5	dBc
		50 kHz		–84.7	–76.7	dBc
		100 kHz		–84.6	–73.7	dBc
		500 kHz		–93.1	–82.9	dBc
		1 MHz		–124.6	–106.8	dBc
		5 MHz		–114.3	–92.9	dBc
		10 MHz		–123	–109.2	dBc

## 2-STATE LOGIC INPUT CHARACTERISTICS

V <sub>IH-Pin2</sub>	Input high voltage for Pin 2		0.7 × V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V	
V <sub>IL-Pin2</sub>	Input low voltage for Pin 2		GND – 0.3	0.3 × V <sub>DD</sub>	V	
V <sub>IH-Pin1</sub>	Input high voltage for Pin 1		1.15	V <sub>DD</sub> + 0.3	V	
V <sub>IL-Pin1</sub>	Input low voltage for Pin 1		–0.3	0.65	V	
V <sub>IH-Pin3,4</sub>	Input voltage high for Pin 3, 4		0.7 × V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V	
V <sub>IL-Pin3,4</sub>	Input voltage low for Pin 3, 4		GND - 0.3	0.8	V	
V <sub>IH-Pin15</sub>	Input voltage high for Pin 15		0.65 × V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V	
V <sub>IL-Pin15</sub>	Input voltage low for Pin 15		–0.3	0.4	V	
R <sub>int-up/ down-Pin1,2</sub>	Internal pullup or pulldown resistor for Pin 1		50	75	105	kΩ
R <sub>int-down-Pin3,4,15</sub>	Internal pulldown resistor for Pin 2, 3, 4, 15		620	880	1200	kΩ
R <sub>ext-up/ down-Pin1,2</sub>	Recommended external pullup or pulldown resistor for Pin 1, 2		0	1	10	kΩ
R <sub>ext-up/ down-Pin3,4,15</sub>	Recommended external pullup or pulldown resistor for Pin 3, 4, 15		0	10	60	kΩ
t <sub>R</sub> /t <sub>F</sub>	OE signal rise or fall time				10	ns
C <sub>in</sub>	Input capacitance				3	pF

## ENVIRONMENTAL TESTS

Sinusoidal Vibration –4g	Frequency drift under sinusoidal vibration. 4g acceleration. x, y, z direction.	10 Hz		TBD	ppb/g
		20 Hz		TBD	ppb/g
		50 Hz		TBD	ppb/g
		100 Hz		TBD	ppb/g
		200 Hz		TBD	ppb/g
		500 Hz		TBD	ppb/g
		1 kHz		TBD	ppb/g
		2 kHz		TBD	ppb/g

$V_{DD} = V_{DDO} = 1.8\text{ V}, 2.5\text{ V or } 3.3\text{ V} \pm 5\%, T_A = -40^\circ\text{C to } 85^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Sinusoidal Vibration -10g	Frequency drift under sinusoidal vibration. 10g acceleration. x, y, z direction.	50 Hz		TBD		ppb/g
		100 Hz		TBD		ppb/g
		200 Hz		TBD		ppb/g
		500 Hz		TBD		ppb/g
		1 kHz		TBD		ppb/g
		2 kHz		TBD		ppb/g

- (1) PCIe test load, 15 dB loss at 4 GHz,  $f_{out} = 100\text{ MHz}$ ,  $Z_{diff} = 100\ \Omega$
- (2) Tested with 10 k $\Omega$  external pullup or pulldown resistor
- (3) REFCLK can be /2, /4, /8 from either FOD0 or FOD1. Both FODs support 100 to 400 MHz.
- (4) All power supply pins are tied together. 0.1  $\mu\text{F}$  capacitor placed close to each power supply pin. Apply 50 mVpp ripple and measure the spur level at the clock output

## 5.6 I2C Interface Specification

All timing requirements referred to  $V_{IH-min}$  and  $V_{IL-max}$ . Chip  $V_{DD} = I^2C\ V_{DD}$ .

PARAMETER		TEST CONDITIONS	STANDARD MODE		FAST MODE		UNIT
			MIN	MAX	MIN	MAX	
$V_{IL}$	Input low voltage		-0.3	$0.3 \times V_{DD}$	-0.3	$0.3 \times V_{DD}$	V
$V_{IH}$	Input high voltage		$0.7 \times V_{DD}$	$V_{DD} + 0.3$	$0.7 \times V_{DD}$	$V_{DD} + 0.3$	V
$V_{hys}$	Hysteresis of Schmitt trigger input				$0.05 \times V_{DD}$		V
$V_{OL1}$	Low level output voltage 1	At 3 mA sink current. $V_{DD} > 2\text{ V}$	0	0.4	0	0.4	V
$V_{OL2}$	Low level output voltage 2	At 2 mA sink current. $V_{DD} \leq 2\text{ V}$			0	$0.2 \times V_{DD}$	V
$I_{OL}$	Low level output current	$V_{OL} = 0.4\text{ V}$	3		3		mA
		$V_{OL} = 0.6\text{ V}$			6		mA
$t_{OF}$	Output fall time from $V_{IHmin}$ to $V_{ILmax}$			250	$20 \times (V_{DD} / 5.5\text{ V})$	250	ns
$t_{SP}$	Pulse width of spikes that must be suppressed by the input filter				0	50	ns
$I_i$	Input current each I/O pin	$0.1 \times V_{DD} < V_{IN} < 0.9 \times V_{DDmax}$	-10	10	-10	10	$\mu\text{A}$
$C_i$	Capacitance for each I/O pin			10		10	pF
$f_{SCL}$	SCL clock frequency		0	100	0	400	kHz
$t_{HD-STA}$	Hold time (repeated) START condition	After this period, the first clock pulse is generated	4		0.6		$\mu\text{s}$
$t_{low}$	Low period of the SCL clock		4.7		1.3		$\mu\text{s}$
$t_{high}$	High period of the SCL clock		4		0.6		$\mu\text{s}$
$t_{SU-STA}$	Set-up time for a repeated START condition		4.7		0.6		$\mu\text{s}$
$t_{HD-DAT}$	Data hold time	I <sup>2</sup> C bus devices	0		0		$\mu\text{s}$
$t_{SU-DAT}$	Data set-up time		0.25		0.1		$\mu\text{s}$
$t_R$	Rise time of both SDA and SCL signals			1000	20	300	ns
$t_F$	Fall time of both SDA and SCL signals			1000	$20 \times (V_{DD} / 5.5\text{ V})$	300	ns
$t_{SU-STO}$	Set-up time for STOP condition		4		0.6		$\mu\text{s}$

All timing requirements referred to  $V_{IH-min}$  and  $V_{IL-max}$ . Chip  $V_{DD} = I^2C V_{DD}$ .

PARAMETER		TEST CONDITIONS	STANDARD MODE		FAST MODE		UNIT
			MIN	MAX	MIN	MAX	
$t_{BUF}$	Bus free time between a STOP and START condition		4.7		1.3		$\mu s$
$C_B$	Capacitive load for each bus line			400		400	pF
$t_{VD-DAT}$	Data valid time			3.45		0.9	$\mu s$
$t_{VD-ACK}$	Data valid acknowledge time			3.45		0.9	$\mu s$
$V_{NL}$	Noise margin at the low level	For each connected device, including hysteresis	0.1 x $V_{DD}$		0.1 x $V_{DD}$		V
$V_{NH}$	Noise margin at the high level	For each connected device, including hysteresis	0.2 x $V_{DD}$		0.2 x $V_{DD}$		V

## 6 Parameter Measurement Information

### 6.1 Output Format Configurations

This section describes the characterization test setup of each output format option in the LMK3H0102.




図 6-1. LVCMOS Output Configuration During Device Test




図 6-2. AC-LVDS Output Configuration During Device Test




図 6-3. DC-LVDS Output Configuration During Device Test




図 6-4. LP-HCSL Output Configuration During Non-PCIe Device Test






図 6-5. LP-HCSL Output Configuration During PCIe Device Test




図 6-6. PCIe Test Configuration Using Phase Noise Analyzer

## 7 Detailed Description

### 7.1 Overview

The LMK3H0102 is a dual-channel clock generator primarily used for PCIe Gen 1 to Gen 6 clock generation, either with or without Spread Spectrum Clocking (SSC). The device has an integrated Bulk Acoustic Wave (BAW) resonator and does not require any external crystal or clock reference. The device has four selectable pages of memory, referred to as OTP pages. The collection of these pages in memory is referred to as the EFUSE.

The default output configuration is two 100-MHz clocks, each with a 100-Ω LP-HCSL output format. The LMK3H0102 supports 100-Ω LP-HCSL, 85-Ω LP-HCSL, LVDS and 1.8-V, 2.5-V, or 3.3-V LVCMOS output formats, as well as programmable output frequencies up to 200 MHz for single-ended outputs and 400 MHz for differential outputs.

The LMK3H0102 supports two functional modes determined by the REF\_CTRL pin at power-up: One-Time Programming (OTP) mode or I<sup>2</sup>C mode.

1. In OTP mode, one out of four OTP pages is selected by pins OTP\_SEL0 and OTP\_SEL1. The default output frequency across all OTP pages is 100 MHz.
2. In I<sup>2</sup>C mode, the LMK3H0102 is configured by modifying the active registers. If a configuration other than the default operation is desired, the registers must be written every time at start-up.

When using a device with a blank EFUSE, the EFUSE can be permanently programmed through the I<sup>2</sup>C.

Refer to [Pin Configuration and Functions](#) for the detailed descriptions of the device pins.

The LMK3H0102 has flexible SSC configurations, including:

1. SSC disabled on both outputs
2. SSC enabled on both outputs
3. SSC enabled on a single output

The SSC specifications and jitter performance are fully compliant to PCIe Gen 1 to Gen 6. Refer to [Spread-Spectrum Clocking](#) for SSC and jitter performance details.

## 7.2 Functional Block Diagram




図 7-1. LMK3H0102 Functional Block Diagram

## 7.3 Feature Description

### 7.3.1 Device Block-Level Description

The LMK3H0102 is a reference-less clock generator with an integrated BAW oscillator. The BAW frequency, nominally 2467 MHz, is divided down by two fractional output dividers (FODs), each of which is capable of generating frequencies between 100 MHz and 400 MHz. Each FOD can be routed to one of two channel dividers, which divides the FOD frequency down to generate frequencies from 2.5 MHz to 200 MHz. For generating frequencies above 200 MHz, both FODs can be routed to the edge combiner, which combines the uses both FODs to make sure that the output clock maintains a 50% duty cycle. An additional LVCMOS clock, with a voltage corresponding with VDD, can be configured using the REF\_CTRL pin. By default, this pin is configured as a CLK\_READY signal, which is high when the output clocks are active.

### 7.3.2 Device Configuration Control

図 7-2 shows the relationships between device states, the configuration pins, device initialization, and device operational modes. OTP mode is entered when the REF\_CTRL pin is pulled high at start-up. I<sup>2</sup>C mode is entered when the REF\_CTRL pin is pulled low at start-up. In OTP mode, the state of the OTP\_SEL0/SCL and OTP\_SEL1/SDA pins determines the OTP page that is loaded into the active registers. In I<sup>2</sup>C mode, the state of the FMT\_ADDR pin determines the I<sup>2</sup>C address of the device, with the OTP\_SEL0/SCL and OTP\_SEL1/SDA pins re-purposed as I<sup>2</sup>C clock and data pins, respectively. In I<sup>2</sup>C mode, the host can update the active device registers, and can program a desired configuration into the EFUSE. The device is one-time programmable, meaning that the register settings can be stored into the internal EFUSE of the device a single time.

The device can be transitioned from OTP to I<sup>2</sup>C mode, or vice versa, by changing the state of the REF\_CTRL pin, then triggering a device power cycle by pulling VDD low, then high again. Alternatively, instead of toggling the VDD pin, the PDN bit ([R10\[1\]](#)) can be set to '1' then '0', or the DEV\_IDLE\_STATE\_SEL bit ([R10\[4\]](#)) can be set to '1' then '0'. [表 7-1](#) lists the functionality of the configuration pins during OTP and I<sup>2</sup>C modes.





図 7-2. LMK3H0102 Simplified Programming Flow

表 7-1. Pin Configuration for I2C and OTP Mode

PIN NAME	I <sup>2</sup> C MODE		OTP MODE	
	Function	Pin States	Function	Pin States
FMT_ADDR	Output Buffer Selection	2	I2C Address Selection	4
OTP_SEL0/SCL	OTP Page Selection	2	I2C Clock Pin	2
OTP_SEL1/SDA	OTP Page Selection	2	I2C Data Pin	2

In I<sup>2</sup>C Mode, the device default registers are from the contents of OTP Page 0. In OTP mode, these values come from one of the four OTP pages, selectable based on the state of the OTP\_SELx pins on start-up. [図 7-3](#) shows interface and control blocks within the LMK3H0102, with the arrows referring to read and write access from the different embedded memories.



ADVANCE INFORMATION

図 7-3. LMK3H0102 Interface and Control Blocks

### 7.3.3 OTP Mode

In this mode, the configuration pins allow for selection of one of four one-time programmable (OTP) pages, as well as output format selection. I<sup>2</sup>C is not enabled in this mode, as the I<sup>2</sup>C pins are repurposed for OTP page selection. 表 7-2 shows the OTP page selected based on the state of the OTP\_SEL0 and OTP\_SEL1 pins. In OTP mode, the FMT\_ADDR pin is ignored by default. This is overridden if R9[8] = 1 is burnt into the OTP in the configuration. Otherwise, the output format is determined by 表 7-3.

表 7-2. OTP Page Selection in OTP Mode

OTP_SEL1 Pin	OTP_SEL0 Pin	OTP Page
Low	Low	0
Low	High	1
High	Low	2
High	High	3

表 7-3. FMT\_ADDR Output Format Options

R9[8]	FMT_ADDR Pin	Output Format
0	X	Set by R6[2:0] / R7[4:2]
1	GND	LP-HCSL 100 Ω Termination
1	VDD	LP-HCSL 85 Ω Termination

The EFUSE of the devices is permanently programmed and has R0[0] = 1. If a new configuration is desired, the configuration must be loaded through I<sup>2</sup>C on each start-up.

The following fields can be unique between the four OTP pages. All other register settings are shared between the OTP pages:

- SSC\_EN: Enable or disable SSC
- OE\_0: Enable or disable OUT0
- OE\_1: Enable or disable OUT1
- OP\_TYPE\_CH0: OUT0 output format type, see [Output Format Types](#).
- OP\_TYPE\_CH1: OUT1 output format type, see [Output Format Types](#).
- SSC\_SETTING: SSC modulation type, see [Spread Spectrum Clocking](#).

### 7.3.4 I<sup>2</sup>C Mode

In this mode, I<sup>2</sup>C is enabled and the SCA and SDL pins function as the I<sup>2</sup>C clock and I<sup>2</sup>C data pins, respectively. 表 7-4 shows the four default I<sup>2</sup>C addresses selectable by the FMT\_ADDR pin. The 0xD0, 0xD2, 0xD4, and 0xD8 addresses are with the R/W bit included. The 5 MSBs of the I<sup>2</sup>C address are set in R12[14:8].

If R12[15] = 1, then the FMT\_ADDR pin is ignored, and the I<sup>2</sup>C address is solely determined by R12[14:8].

表 7-4. I<sup>2</sup>C Address Selection

REF_CTRL PIN	FMT_ADDR PIN	I <sup>2</sup> C ADDRESS
High	X	N/A (I <sup>2</sup> C disabled)
Low	0	0x68 / 0xD0
Low	1	0x69 / 0xD2
Low	Tied to SDA	0x6A / 0xD4
Low	Tied to SCL	0x6B / 0xD8

When changing the registers of the device, first set PDN = 1 (R10[1] = 1), write to the device registers, then set PDN = 0 (R10[1] = 0). 図 7-4 shows this process.






図 7-4. LMK3H0102 Programming Sequence

## 7.4 Device Functional Modes

### 7.4.1 Fail-Safe Inputs

The LMK3H0102 is designed to support fail-safe input operation, with the exception of the REF\_CTRL pin. This feature allows the user to drive the device inputs before VDD is applied without damaging the device. Refer to [セクション 5.1](#) for more information on the maximum input voltages supported by the device.

### 7.4.2 Fractional Output Dividers

The LMK3H0102 contains two fractional output dividers. If all outputs are able to be generated by a single FOD, TI recommends disabling FOD1 to conserve power and improve performance. If no output channels select FOD1, then FOD1 is disabled.

#### 7.4.2.1 FOD Operation

The internal BAW resonator is divided down by one or two Fractional Output Dividers (FODs). FOD 0 has an SSC generator and FOD 1 does not have an SSC generator. If both OUT0 and OUT1 must be SSC clocks, the two clocks must be sourced by FOD 0. If one SSC clock and one non-SSC clock are required at the same time, then FOD0 is enabled for the SSC clock and FOD1 is enabled for the non-SSC clock. If neither output clock requires SSC, then either FOD can be used.

#### 注

TI recommends that FOD0 be used as the default FOD if only one FOD is needed for an application. If both FODs are in use, TI recommends using FOD0 with OUT0 and FOD1 with OUT1.

The maximum frequency that can be generated at the clock outputs by a single FOD is 200 MHz, as the minimum channel divider value is a divide by two. To generate a greater than 200 MHz output, the edge combiner is used, bypassing the channel dividers. This requires that both FODs are enabled and have the same integer divider and fractional numerator values, and the same gain calibration values. When one of the outputs exceeds 200 MHz, the other output can only select the shared FOD frequency divided by one of the channel divider values, or be the FOD frequency. Below 200 MHz, the two FODs can be configured independently so that

OUT0 and OUT1 can have different frequencies. TI recommends sourcing from a single FOD whenever possible to make sure that OUT0 and OUT1 have a deterministic phase relationship.

The FODs in the LMK3H0102 can be configured to accommodate various output frequencies through I2C programming, or in the absence of programming, the one-time programmed (OTP) settings. The FODs can be configured by setting the integer (FODx\_N\_DIV) and fractional (FODx\_NUM) divide values. 表 7-5 shows the register locations for these fields for each FOD.

**表 7-5. FOD Integer and Numerator Divide Locations**

Field	Register
FOD0_N_DIV	R0[9:3]
FOD0_NUM[23:16]	R1[15:8]
FOD0_NUM[15:0]	R2[15:0]
FOD1_N_DIV	R3[15:9]
FOD1_NUM[23:16]	R6[12:5]
FOD1_NUM[15:0]	R8[15:0]

An example of how to set the integer and numerator divide values is shown in 式 1 and 式 2.

$$\text{FODx\_N\_DIV} = \text{floor}(\text{F}_{\text{BAW}}/\text{F}_{\text{FOD}}) \quad (1)$$

where:

- FODx\_N\_DIV: Integer portion of the FOD divide value (7 bits, 6 to 24)
- F<sub>BAW</sub>: BAW frequency, 2467 MHz plus offset, described in further detail below
- F<sub>FOD</sub>: Desired FOD frequency (100 MHz to 400 MHz)

$$\text{FODx\_NUM} = \text{int}(((\text{F}_{\text{BAW}}/\text{F}_{\text{FOD}}) - \text{FODx\_N\_DIV}) \times 2^{24}) \quad (2)$$

where FODx\_NUM is the fractional portion of the FOD divide value (24 bits, that is 0 to 16777215).

The output frequency (F<sub>OUT</sub>) is related to the FOD frequency as given in 式 3, or is equal to the FOD frequency when the edge combiner is enabled. OUTDIV can be 2, 4, 6, 8, 10, 20, or 40.

$$\text{F}_{\text{OUT}} = \text{F}_{\text{FOD}}/\text{OUTDIV} \quad (3)$$

Use 式 4 to calculate the actual value of the BAW frequency for a device. Users can find the value of BAWFREQ\_OFFSET\_FIXEDLUT by reading R238, which is a signed 16-bit value.

$$\text{F}_{\text{BAW}} = 2467 \text{ MHz} \times (1 + (\text{BAWFREQ\_OFFSET\_FIXEDLUT} \times 128\text{E-9})) \quad (4)$$

#### 7.4.2.2 Edge Combiner

Enable the edge combiner to generate output frequencies greater than 200 MHz. To use the edge combiner, both FODs must operate at the same exact frequency (that is, the divide values must match). Using the edge combiner bypasses the channel dividers, meaning that the output of both channels comes directly from the edge combiner. When the edge combiner is enabled, FOD0 and FOD1 become 180 degrees out of phase. The edge combiner functions similarly to an SR flip flop, where the rising edge of FOD0 is the "Set" signal, and the rising edge of FOD1 is the "Reset" signal. SSC on FOD0 is not supported when using the edge combiner. Either of the FODs can still generate the LVCMOS REF\_CLK output.

For edge combiner operation, the following conditions must be true:

- R0[9:3] and R3[15:9] (integer portion of the FODs) must match.
- R1[15:8] and R6[12:5] (MSB of the fractional numerators) must match.
- R2[15:0] and R8[15:0] (LSBs of the fractional denominators) must match.
- R3[3] or R3[7] (dual FOD enable) must be set to '1'.

- The gain calibration codes for both FODs must be averaged. For example, if DTC1\_GAIN\_RT = 200, and DTC2\_GAIN\_RT = 220, then both of these fields must be written to 210. See [R146](#), [R147](#), and [R148](#) for more information.
- If the edge combiner is used for OUT1 **only**, [R3\[4\]](#) (Channel Divider 0 input selection) must **always** be set to '0' (FOD0), regardless of the disable state of OUT0.

#### 7.4.2.3 Digital State Machine

The digital state machine of the LMK3H0102 has a clock that originates from FOD0. This clock must run as close to 45 MHz as is allowed by the frequency of FOD0. The divider value used to set this clock is equal to the value stored in [R0\[9:3\]](#). As an example, if the frequency of FOD0 is 200 MHz, then [R0\[9:3\]](#) must be set to 0x04, as 200 MHz divided by 4 is 50 MHz.

#### 7.4.2.4 Spread-Spectrum Clocking

FOD0 supports spread-spectrum clocking (SSC). SSC can be used to reduce peak radiated emissions by modulating the output frequency. When SSC is enabled ([R4\[0\]](#) = 1), any outputs that are sourced from FOD0 have SSC. Both down-spread modulation ([R4\[1\]](#) = 0) and center-spread modulation ([R4\[1\]](#) = 1) are available. The LMK3H0102 has four built-in down-spread SSC options, as well as a custom SSC option. [表 7-6](#) details the register settings for the pre-configured SSC options. If Custom SSC is selected, then Registers [R4](#) and [R5](#) must be configured to set the modulation depth. If the edge combiner is used, then spread-spectrum clocking must be disabled.

**表 7-6. Predefined SSC Configurations**

<a href="#">R9[11:9]</a>	Down-spread SSC Depth
0x0	Custom, based on <a href="#">R4</a> and <a href="#">R5</a>
0x1	–0.10%
0x2	–0.25%
0x3	–0.30%
0x4	–0.50%
All other values	Reserved

Use [式 5](#) and [式 6](#) to determine the SSC\_STEPS ([R4\[14:2\]](#)) register settings, and use [式 7](#) to determine the SSC\_STEP\_SIZE ([R5](#)) settings.

$$\text{Down-spread: SSC\_STEPS} = (F_{\text{FOD0}}/F_{\text{MOD}})/2 \quad (5)$$

$$\text{Center-spread: SSC\_STEPS} = (F_{\text{FOD0}}/F_{\text{MOD}})/4 \quad (6)$$

where:

- $F_{\text{FOD0}}$ : FOD0 Frequency
- $F_{\text{MOD}}$ : Modulation frequency, fixed at 31.5 kHz

$$\text{SSC\_STEP\_SIZE} = (F_{\text{BAW}}/F_{\text{FOD0}} * (1/(1 - \text{SSC\_DEPTH}) - 1)) / (\text{SSC\_STEPS}) * \text{DEN} \quad (7)$$

where:

- SSC\_STEP\_SIZE: Numerator increment value per step for SSC
- $F_{\text{BAW}}$ : BAW frequency, 2467 MHz
- SSC\_DEPTH: Modulation depth, expressed as a positive value. If –0.5% depth is used, this value is 0.005
- SSC\_STEPS: Result from [式 5](#) for down-spread or [式 6](#) for center-spread
- DEN: Fractional denominator,  $2^{24}$

If using a mix of SSC on one output and no SSC on a different output, there can be crosstalk between the two outputs. Contact TI to request measurement data for a specific configuration when configuring SSC on only a single output.

### 7.4.2.5 Integer Boundary Spurs

When the decimal portion of the FOD divide value is near an integer boundary, integer boundary spurs can occur. In general, this "integer boundary" is when the decimal portion is between 0.9 and 1, or 0 and 0.1. For example, if the BAW frequency is 2467 MHz, and an output of 122.88 MHz, then the FOD must run at 245.76 MHz. 2467 MHz divided by 245.76 MHz is approximately 10.038. The decimal portion of the divide value is 0.038, which falls between 0 and 0.1, and thus means that generating a 122.88 MHz output can result in spurs in the 12 kHz to 20 MHz band on the output clock. In some cases, proper frequency planning can account for this by increasing the FOD frequency and the channel divider value. For any concerns about integer boundary spurs for a specific frequency plan, contact TI.

### 7.4.3 Output Behavior

#### 7.4.3.1 Output Format Selection

This device supports LP-HCSL (both 85- $\Omega$  and 100- $\Omega$  internal termination), LVDS, and LVCMOS. For LVCMOS outputs, VDDO can be 1.8 V, 2.5 V or 3.3 V if the VDD is 3.3 V. Otherwise, the VDDO must be the same voltage as VDD.

表 7-7. Output Format via Registers

R6[2:0] / R7[4:2]	Description
0x0	LP-HCSL 100 $\Omega$ Termination (default)
0x1	LP-HCSL 85 $\Omega$ Termination
0x2	AC-coupled LVDS
0x3	DC-coupled LVDS
0x4	LVCMOS enabled on OUTx_P LVCMOS disabled on OUTx_N
0x5	LVCMOS disabled on OUTx_P LVCMOS enabled on OUTx_N
0x6	LVCMOS enabled on OUTx_P LVCMOS enabled on OUTx_N 180 degrees out of phase <sup>(1)</sup>
0x7	LVCMOS enabled on OUTx_P LVCMOS enabled on OUTx_N OUTx_P and OUTx_N in phase

- (1) For best output performance, TI recommends using 180 degree out of phase LVCMOS if both OUTx\_P and OUTx\_N traces are required.

#### 7.4.3.1.1 Output Format Types

図 7-5 through 図 7-8 display how to connect the LMK3H0102 outputs based on the output format selected.




図 7-5. Interfacing LMK3H0102 LVCMOS Output With an LVCMOS Receiver




図 7-6. Interfacing LMK3H0102 LVCMOS Output With an AC-LVDS Receiver




図 7-7. Interfacing LMK3H0102 LVCMOS Output With a DC-LVDS Receiver




図 7-8. Interfacing LMK3H0102 LVCMOS Output With an LP-HCSL Receiver

#### 7.4.3.1.1 LP-HCSL Termination

For LP-HCSL outputs, the LMK3H0102 uses internal 50-Ω termination resistors for the termination to GND. External termination resistors are not required.

#### 7.4.3.2 Output Slew Rate Control

For all LVDS and LP-HCSL outputs, the slew rate can be configured. R6[4:3] and R7[6:5] can be used to slow down output slew rate to reduce EMI for OUT0 and OUT1, respectively. 表 7-8 shows the slew rate options available.

表 7-8. Slew Rate Settings

OUT0: R6[4:3] OUT1: R7[6:5]	Slew Rate
0x0 (default)	Between 2.3 and 3.4 V/ns
0x1	Between 2.0 and 3.0 V/ns
0x2	Between 1.7 and 2.7 V/ns
0x3	Between 1.4 and 2.5 V/ns

#### 7.4.3.3 REF\_CTRL Operation

At start-up, the REF\_CTRL pin selects I<sup>2</sup>C mode when low, and OTP mode when high. After start-up, REF\_CTRL can be programmed to output an LVCMOS REF\_CLK, which is derived from either FOD0 or FOD1 followed by an integer divider (/2, /4, /8). Alternatively, this pin can be disabled, or function as a "clock ready" signal. 表 7-9 shows these options.

**表 7-9. REF\_CTRL Function after Startup**

<b>R7[14:13]</b>	<b>REF_CTRL Function</b>
0x0	Disabled, forced low
0x1	Disabled, tri-state
0x2	REF_CLK LVCMOS output
0x3 (default)	CLK_READY output

## 7.4.4 Output Enable

### 7.4.4.1 Output Enable Control

This device supports synchronous Output Enable (OE). Synchronous OE means there is no glitch on the outputs when OE signal is asserted or deasserted.

The following table shows the enabling and disabling outputs through pin configuration and I<sup>2</sup>C. Note that the OE pin must be low **and** OE bit must be "1" for the output to be active. In both I2C mode default and OTP mode, software OE bits are "1" for both outputs. The output enable bits are **R7[1]** for OUT0, and **R7[8]** for OUT1.

**表 7-10. OE Functionality**

<b>OE pin</b>	<b>OE pin polarity</b>	<b>Software Output Enable OUT0: <b>R7[1]</b> OUT1: <b>R7[8]</b></b>	<b>OUTx</b>
High	Active low (default)	0	Off
High	Active low	1	Off
Low	Active low	0	Off
Low	Active low	1	Running
High	Active high	0	Off
High	Active high	1	Running
Low	Active high	0	Off
Low	Active high	1	Off

### 7.4.4.2 Output Enable Polarity

OE pin polarity is programmable and is active low by default. When the OE pin is active low, the internal pulldown resistor is automatically enabled, and the internal pullup resistor is disabled. When the OE pin is active high, the internal pullup resistor is automatically enabled, and the internal pulldown resistor is disabled. By default, clock outputs are always enabled when the OE pin is floating. The OE pin polarity is set by **R7[0]** - '1' for active-low (default), or '0' for active-high.

### 7.4.4.3 Output Disable Behavior

When OE is deasserted, the output can be either forced low or tri-state, determined by **R3[5]** for OUT0 and **R3[6]** for OUT1. The output is low for a '0', or tri-state for a '1'.

## 7.4.5 Device Default Settings

**表 7-11** summarizes the default settings of the LMK3H0102 at start-up for the four OTP pages. In I<sup>2</sup>C mode, the Page 0 settings are loaded. For a full list of every default register setting, see [Device Registers](#).

**表 7-11. LMK3H0102 Start-up Settings**

<b>Parameter</b>	<b>OTP Page 0</b>	<b>OTP Page 1</b>	<b>OTP Page 2</b>	<b>OTP Page 3</b>
OUT0 Frequency	100 MHz	100 MHz	100 MHz	100 MHz
OUT0 Output Format	100-Ω LP-HCSL	100-Ω LP-HCSL	100-Ω LP-HCSL	100-Ω LP-HCSL
OUT0 Enable	Enable	Enable	Enable	Enable
OUT0 Slew Rate	2.3 to 3.4 V/ns	2.3 to 3.4 V/ns	2.3 to 3.4 V/ns	2.3 to 3.4 V/ns

**表 7-11. LMK3H0102 Start-up Settings (続き)**


Parameter	OTP Page 0	OTP Page 1	OTP Page 2	OTP Page 3
OUT0 Amplitude	755 mV (typical)	755 mV (typical)	755 mV (typical)	755 mV (typical)
OUT0 Disable Behavior	GND	GND	GND	GND
OUT1 Frequency	100 MHz	100 MHz	100 MHz	100 MHz
OUT1 Output Format	100-Ω LP-HCSL	100-Ω LP-HCSL	100-Ω LP-HCSL	100-Ω LP-HCSL
OUT1 Enable	Enable	Enable	Enable	Enable
OUT1 Slew Rate	2.3 to 3.4 V/ns	2.3 to 3.4 V/ns	2.3 to 3.4 V/ns	2.3 to 3.4 V/ns
OUT1 Amplitude	755 mV (typical)	755 mV (typical)	755 mV (typical)	755 mV (typical)
OUT1 Disable Behavior	GND	GND	GND	GND
REF_CTRL Behavior	CLK_READY	CLK_READY	CLK_READY	CLK_READY
FOD0 Frequency	200 MHz	200 MHz	200 MHz	200 MHz
FOD1 Frequency	200 MHz	200 MHz	200 MHz	200 MHz
SSC Enable	Disable	Disable	Disable	Disable
SSC Modulation Type	Down-spread	Down-spread	Down-spread	Down-spread
SSC Modulation Depth	0%	-0.1%	-0.3%	-0.5%

## 7.5 Programming

The host (DSP, Microcontroller, FPGA, and so forth) configures and monitors the LMK3H0102 through the I<sup>2</sup>C port. The host reads and writes to a collection of control bits called the register map. The device blocks can be controlled and monitored through a specific grouping of bits located within the register space. In the absence of the host, the LMK3H0102 can be configured to operate in OTP mode from one of four of the on-chip OTP pages, stored in the internal EFUSE, depending on the state of REF\_CTRL and OTP\_SELx pins. The EFUSE is one-time programmed by TI, and is not rewritable. This means that the starting registers cannot be changed, only the I<sup>2</sup>C configuration can be changed. Within the device registers, there are certain bits that have read/write access. Other bits are read-only (an attempt to write to a read only bit does not change the state of the bit). Certain device registers and bits are reserved meaning that the fields must not be changed from the default reset state.

### 7.5.1 I<sup>2</sup>C Serial Interface

The I<sup>2</sup>C port on the LMK3H0102 works as a peripheral device and supports both the 100-kHz standard mode and 400-kHz fast-mode operations. Fast mode imposes a glitch tolerance requirement on the control signals. Therefore, the input receivers ignore pulses of less than 50-ns duration. The I<sup>2</sup>C timing requirements are provided in the *I<sup>2</sup>C Interface Specification*. 図 7-9 shows the timing diagram.



**図 7-9. I<sup>2</sup>C Timing Diagram**




The LMK3H0102 is accessed through a 7-bit peripheral address transmitted as part of an I<sup>2</sup>C packet. Only the device with a matching peripheral address responds to subsequent I<sup>2</sup>C commands. In I<sup>2</sup>C mode, the LMK3H0102 allows up to four unique peripheral devices to occupy the I<sup>2</sup>C bus based on the pin strapping of FMT\_ADDR (tied to VDD, GND, SDA, or SCL). The device peripheral address is 11010xx (the two LSBs are determined by the FMT\_ADDR pin).

During the data transfer through the I<sup>2</sup>C interface, one clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. The start data transfer condition is characterized by a high-to-low transition on the SDA line while SCL is high. The stop data transfer condition is characterized by a low-to-high transition on the SDA line while SCL is high. The start and stop conditions are always initiated by the controller. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit and bytes are sent MSB first. The LMK3H0102 has an 8-bit register address, followed by a 16-bit data word.

The acknowledge bit (A) or non-acknowledge bit (A') is the 9th bit attached to any 8-bit data byte and is always generated by the receiver to inform the transmitter that the byte has been received (when A = 0) or not (when A' = 0). A = 0 is done by pulling the SDA line low during the 9th clock pulse and A' = 0 is done by leaving the SDA line high during the 9th clock pulse.

The I<sup>2</sup>C controller initiates the data transfer by asserting a start condition which initiates a response from all peripheral devices connected to the serial bus. Based on the 8-bit address byte sent by the controller over the SDA line (consisting of the 7-bit peripheral address (MSB first) and an R/W' bit), the device whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data transfer with the controller.

After the data transfer occurs, stop conditions are established. In write mode, the controller asserts a stop condition to end data transfer during the 10th clock pulse following the acknowledge bit for the last data byte from the peripheral. In read mode, the controller receives the last data byte from the peripheral but does not pull SDA low during the 9th clock pulse. This is known as a non-acknowledge bit. By receiving the non-acknowledge bit, the peripheral knows the data transfer is finished and enters the idle mode. The controller then takes the data line low during the low period before the 10th clock pulse, and high during the 10th clock pulse to assert a stop condition. [Figure 7-10](#) shows a generic I<sup>2</sup>C transaction. [Figure 7-11](#) and [Figure 7-12](#) show the sequence for block writes and block reads using the LMK3H0102, respectively.



**Figure 7-10. Generic Programming Sequence**






Figure 7-11. Generic Block Write Sequence



Figure 7-12. Generic Block Read Sequence

### 7.5.2 One-Time Programming Sequence

The upper register space includes all registers from R13 onward, as well as R12[15:8]. Unlocking the upper register space is performed by writing 0x5B to R12[7:0], leaving R12[15:8] unchanged. If using the edge combiner, performing the unlock first is required before modifying R146, R147, and R148.

There are six fields that can have different values depending on the EFUSE page loaded at device start-up.

- OUT0 Output Format
- OUT0 Enable
- OUT1 Output Format
- OUT1 Enable
- SSC Enable
- SSC Configuration (either preconfigured or custom)

All other fields retain the same value across all four EFUSE pages. For generating custom configurations, contact TI.

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The LMK3H0102 is a reference-less BAW-based clock generator that can be used to provide reference clocks for various applications, including PCIe reference clocking and 1Gb/10Gb Ethernet Switches.

### 8.2 Typical Applications

#### 8.2.1 Application Block Diagram Examples




図 8-1. 1Gb/10 Gb Ethernet Switch





図 8-2. 10 Gb Ethernet Switch



**図 8-3. PCIe Applications**

## 8.2.2 Design Requirements

Consider a typical PCIe application. In a system such as this, the clocks are expected to be available upon request without the need for any additional device-level programming. The default device configuration already outputs two 100 MHz LP-HCSL clocks, with no additional programming. A typical output clock requirement in this application is two 100 MHz LP-HCSL clocks. A 33 MHz clock is added to show how to configure the REF\_CLK output as well. The section below describes the detailed design procedure to generate the required output frequencies for the above PCIe scenario using the LMK3H0102.

## 8.2.3 Detailed Design Procedure

Design of all aspects of the LMK3H0102 is straightforward, and software support is available to assist in frequency planning and part programming. This design procedure gives a straightforward outline of the process.

### 1. Frequency Planning

- a. The first step of designing an LMK3H0102 configuration is to determine the FOD frequencies that are required to generate the required output frequencies. The process is as such:
  - i. If the output frequencies are greater than 200 MHz, the frequencies must both be the same, and cannot use SSC. If the frequencies are different, or require SSC, then this frequency plan cannot be supported by the device.
    - In the case of two identical frequencies greater than 200 MHz, the edge combiner must be enabled, the FOD divider values must match, and REF\_CLK, if used, can be sourced from either FOD.
  - ii. If both output frequencies are the same, and have the same SSC settings (that is, both use SSC or both do not use SSC), only one FOD is required.
  - iii. If both output frequencies are different, but have the same SSC settings, the outputs can share an FOD to conserve current. If both frequencies can be generated from dividing a single valid FOD frequency by the channel divider options, then the second FOD can be disabled. Otherwise, both FODs must be used. If both outputs require SSC, then this frequency plan cannot be supported by the LMK3H0102 device.
  - iv. If one output requires SSC and the other does not, then the SSC output must use FOD0 and the non-SSC output must use FOD1.
- b. If SSC is being used, determine whether or not a preconfigured down-spread modulation, a custom down-spread modulation, or a center-spread modulation is required for the application. If a custom configuration is required, follow the steps outlined in [Spread-Spectrum Clocking](#).
- c. Set the digital clock divider such that the digital clock frequency is as close to 50 MHz as possible.
- d. Determine the REF\_CTRL pin functionality. If this is used as an additional LVCMOS reference clock, verify that the desired frequency can be generated based on the FOD0 and FOD1 frequencies, as the divider range for the REF\_CLK output is /2, /4, or /8 only.
  - i. Keep in mind that if SSC is used on FOD0, and the REF\_CLK source is FOD0, this output now has SSC as well.

## 2. Setting the Output Formats

- The output formats that are required are based upon the clock format needed in the system. For PCIe applications, this is most often a 100-MHz LP-HCSL clock. The internal termination resistance value must be chosen such that the impedance matches the input impedance of the receiver. Note that the termination scheme is different for AC-LVDS and DC-LVDS - an AC-LVDS receiver requires an AC-LVDS output from the LMK3H0102.
- For differential outputs, the slew rate is selectable, from the slowest range (1.4 V/ns to 2.5 V/ns) to the fastest range (2.3 V/ns to 3.4 V/ns).
- For LP-HCSL outputs of either termination scheme, the amplitude is selectable between 625 mV and 885 mV.
- For LVCMOS outputs, the P and N phases can be in phase, opposite, or individually enabled or disabled. This allows for the generation of up to five LVCMOS clocks between OUT0, OUT1, and the REF\_CTRL pin.
  - For LVCMOS outputs, the VDDO\_x voltage MUST match the VDD voltage if VDD is 1.8 V or 2.5 V.

## 3. Output Enable Behavior

- The output enable pin is active low by default, with an internal pulldown resistor to GND. If this functionality is not desired, then R7[0] can be set to '0' to change the behavior of the OE pin to active-high. If this is done, the internal pulldown is disabled, and an internal pullup to VDD is used.
- Determine whether or not both outputs being disabled means that the device enters low-power mode. While this is able to conserve current, low-power mode is not recommended for any applications where the clocks must turn back on quickly, such as PCIe clocking.

For the PCIe example, the following settings are required:

- One FOD can be used to generate both LP-HCSL outputs. As such, FOD0 can be set to have an output frequency of 200 MHz, with Channel Divider 0 set to divide by two. Alternatively, FOD0 can be set to 400 MHz with a divider by four. Both configurations are valid. Both output drivers select Channel Divider 0, and are both set to LP-HCSL.
  - DIG\_CLK\_N\_DIV must be set to four to set the state machine clock properly.
- FOD1 can be used to generate the 33-MHz LVCMOS clock, as FOD0 cannot support 33 MHz in addition to 100 MHz. The REF\_CLK divider options are divides by two, four, or eight. While dividing by two does not yield any valid configurations, both 132 MHz with a divide by four and 264 MHz with a divide by 8 are valid options.

### 8.2.4 Example: Changing Output Frequency

If the user wants to change the output from 100-MHz LP-HCSL on OUT0 and OUT1 to 24-MHz differential LVCMOS clocks on OUT0 and OUT1, with an additional LVCMOS clock on the REF\_CTRL pin, the value of the BAWFREQ\_OFFSET\_FIXEDLUT field for this example is 0x3701. The steps for changing the frequency are as follows:

- Determine the BAW frequency of the device. This is critical for all following calculations. From 式 4, if BAWFREQ\_OFFSET\_FIXEDLUT is 0x3701, then the BAW frequency of this device is approximately 2471.446441856.
- Determine the channel divider settings and required FOD frequency. If the output frequency is 24 MHz, and the range of the FODs is from 100 MHz to 400 MHz, then a channel divider value of at least 5 is required to generate the output. As there is not a divide by 5 option, and REF\_CLK must also have a clock (see CH0\_DIV, CH1\_DIV, and REF\_CLK\_DIV), a divide by 8 is required. From here, 24 MHz times 8 yields an FOD output frequency of 192 MHz. If OUT1 were a different frequency, then using FOD1 frequency can be required if both frequencies cannot be generated by dividing down from the same FOD frequency.
- Set the FOD divide values. Use 式 1 to calculate the integer divide value FOD0\_N\_DIV = floor(2471.446441856/192) = 12. From 式 2, the numerator divide value FOD0\_NUM = int(((2471.446441856/192) - 12) × 2<sup>24</sup>) = 14631693
- Write the desired settings to the device registers. This includes the divider settings listed above, as well as the output driver settings. Follow the procedure outlined in 図 7-4:

- a. Set PDN = 1.
- b. Set FOD0\_N\_DIV = 12 and FOD0\_NUM = 14631693.
- c. Set CH0\_DIV, and REF\_CLK\_DIV to divide by 8 (by default, OUT1\_CH\_SEL is set to select Channel Divider 0).
- d. Set OUT0\_FMT and OUT1\_FMT to select Differential LVCMOS as the output format.
- e. Set REF\_CTRL\_PIN\_FUNC to output REF\_CLK.
- f. Set OTP\_AUTOLOAD\_DIS to 1 (disable the OTP Page 0 autoload feature).
- g. Set PDN = 0

The time required for the frequency change to take affect is typically on the order of 1 ms between issuing PDN = 0 and the output clocks starting at the desired frequency.

### 8.2.5 Crosstalk

Performance degradation can occur in the LMK3H0102 due to crosstalk in the device when the outputs are operating at different frequencies. 表 8-1 displays the performance of the LMK3H0102 outputs for common LVCMOS frequencies. Contact TI for measurement of additional combinations for impact of crosstalk on output performance.


**表 8-1. LMK3H0102 LVCMOS Output Crosstalk <sup>(1)</sup>**

OUT0 Frequency <sup>(2)</sup>	OUT1 Frequency <sup>(2)</sup>	Worst-Case OUT0 Jitter (fs)	Worst-Case OUT1 Jitter (fs)
24	24	219.6621	226.1054
24	25	851.6348	715.6059
24	27	457.1467	371.3809
24	50	831.7157	778.6995
25	24	784.2522	717.4948
25	25	339.7724	308.0708
25	27	756.7694	786.7765
25	50	214.878	516.1349
27	24	429.2922	367.484
27	25	913.3495	641.4774
27	27	310.246	285.0789
27	50	865.1735	929.5754
50	24	806.1139	548.2382
50	25	559.1824	286.6788
50	27	912.9378	704.1768
50	50	402.6511	348.2761

(1) Measured over 25 °C to 105 °C using differential LVCMOS output formats using VDD = VDDO\_x = 3.3 V, no SSC

(2) OUT0 and OUT1 are generated using FOD0 and FOD1, respectively.


## 8.2.6 Application Curves



OUT0: 100 MHz LP-HCSL  
OUT1: 100 MHz LP-HCSL  
Temperature: 25 °C  
12k – 20M RMS Jitter: 125 fs

図 8-4. 100-MHz LP-HCSL Output for PCIe Application, Measured on OUT0






OUT0: 125 MHz LP-HCSL  
OUT1: 125 MHz LP-HCSL  
Temperature: 25 °C  
12k – 20M RMS Jitter: 131 fs

図 8-5. 125-MHz LP-HCSL Output, Measured on OUT0

ADVANCE INFORMATION



OUT0: 156.25 MHz LP-HCSL


OUT1: 156.25 MHz LP-HCSL

Temperature: 25 °C

12k – 20M RMS Jitter: 116 fs

図 8-6. 156.25-MHz LP-HCSL Output, Measured on OUT0






OUT0: 125 MHz LP-HCSL  
OUT1: 156.25 MHz LP-HCSL  
Temperature: 25 °C  
12k – 20M RMS Jitter: 167 fs

図 8-7. 125-MHz LP-HCSL on OUT0 with 156.25-MHz LP-HCSL on OUT1

ADVANCE INFORMATION



OUT0: 125 MHz LP-HCSL  
OUT1: 156.25 MHz LP-HCSL  
Temperature: 25 °C  
12k – 20M RMS Jitter: 186 fs

**8-8. 156.25-MHz LP-HCSL on OUT1 with 125 MHz-LP-HCSL on OUT0**

## 9 Power Supply Recommendations

### 9.1 Power-Up Sequencing

The LMK3H0102 provides multiple power supply pins. Each power supply supports 1.8 V, 2.5 V, or 3.3 V. Internal low-dropout regulators (LDO) source the internal blocks and allow each pin to be supplied with individual supply voltages. The VDD pin supplies the control pins, the serial interface, and the REF\_CTRL pin. Therefore, any pullup resistors must be connected to the same domain as VDD. VDDO\_0 powers output OUT0, and can be left floating if OUT0 is unused. VDDO\_1 powers OUT1, and can be left floating if OUT1 is unused.

There are no restrictions from the device for applying power to the supply pins. From an application perspective, TI recommends to either apply all the VDDs at the same time or apply the VDD first, as the digital core is powered by VDD.

### 9.2 Decoupling Power Supply Inputs

Do not tie VDD and VDDO pins to ground. Use a separate ferrite bead to isolate the VDD and the VDDO supplies. If OUT0 and OUT1 are different frequencies, a separate ferrite bead must be used for each VDDO supply. For each supply voltage pin, a 0.1- $\mu$ F or 1- $\mu$ F capacitor must be placed very close to the pin.

## 10 Layout

### 10.1 Layout Guidelines

For this example, follow these guidelines:

- Isolate outputs using a GND shield. Route all outputs as differential pairs.
- Isolate outputs to adjacent outputs when generating multiple frequencies.
- Avoid impedance jumps in the fan-in and fan-out areas when possible.
- Use five vias to connect the thermal pad to a solid GND plane. Full-through vias are preferred.
- Place decoupling capacitors with small capacitance values very close to the supply pins. Place the decoupling capacitors on the same layer or on the bottom layer directly underneath the device. Larger values can be placed more far away. Ferrite beads are recommended to isolate the different output supplies and the VDD supply.
- Use multiple vias to connect wide supply traces to the respective power planes.

### 10.2 Layout Example

Below are printed circuit board (PCB) layout examples that show the application of thermal design practices and a low-inductance ground connection between the device DAP and the PCB.




図 10-1. PCB Layout Example for LMK3H0102, Top Layer




図 10-2. PCB Layout Example for LMK3H0102, Bottom Layer

## 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For documentation related to the Evaluation module, refer to [LMK3H0102EVM User's Guide](#).

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。  
[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 11.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Device Registers

### 12.1 Register Maps

表 12-1 lists the LMK3H0102 Device registers. All register offset address not listed in 表 12-1 can be considered as reserved locations and the register contents must not be modified.

表 12-1. LMK3H0102 Registers

Address	Acronym	Section
0x0	R0	<a href="#">Go</a>
0x1	R1	<a href="#">Go</a>
0x2	R2	<a href="#">Go</a>
0x3	R3	<a href="#">Go</a>
0x4	R4	<a href="#">Go</a>
0x5	R5	<a href="#">Go</a>
0x6	R6	<a href="#">Go</a>
0x7	R7	<a href="#">Go</a>
0x8	R8	<a href="#">Go</a>
0x9	R9	<a href="#">Go</a>
0xA	R10	<a href="#">Go</a>
0xB	R11	<a href="#">Go</a>
0xC	R12	<a href="#">Go</a>
0x1B	R27	<a href="#">Go</a>
0x1C	R28	<a href="#">Go</a>
0x20	R32	<a href="#">Go</a>
0x21	R33	<a href="#">Go</a>
0x92	R146	<a href="#">Go</a>
0x93	R147	<a href="#">Go</a>
0x94	R148	<a href="#">Go</a>
0xEE	R238	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. 表 12-2 shows the codes that are used for access types in this section.

表 12-2. LMK3H0102 Access Type Codes

Access Type	Code	Description
<b>Read Type</b>		
R	R	Read
<b>Write Type</b>		
W	W	Write
WL	W L	Write Locked, requires R12[7:0] = 0x5B to unlock and write successfully

#### 12.1.1 R0 Register (Address = 0x0) [reset = 0x0861]

R0 is shown in 表 12-3.

Return to the [Summary Table](#).

**表 12-3. R0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:10	DIG_CLK_N_DIV	R/W	0x02	Digital State Machine clock rate. Derived from FOD frequency. Target is 45 MHz
9:3	FOD0_N_DIV	R/W	0x0C	Integer Ratio of BAW frequency to FOD0 frequency.
2:1	Reserved	R	0x0	Reserved, do not write to this field.
0	OTP_BURNT	R/WL	0x1	Indicates if the EFUSE has been programmed. If this field is '1', the EFUSE is programmed.

### 12.1.2 R1 Register (Address = 0x1) [reset = 0x5599]

R1 is shown in [表 12-4](#).

Return to the [Summary Table](#).

**表 12-4. R1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:8	FOD0_NUM[23:16]	R/W	0x55	High byte of the FOD0 fractional divide value.
7:0	ADC_CLK_N_DIV	R/W	0x99	ADC clock frequency in MHz, derived directly from BAW. Default is ceil(2467 / 16) = 0x9B. TI does not recommend modifying the value of this field.

### 12.1.3 R2 Register (Address = 0x2) [reset = 0xC28F]

R2 is shown in [表 12-5](#).

Return to the [Summary Table](#).

**表 12-5. R2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	FOD0_NUM[15:0]	R/W	0xC28F	Lower two bytes of the FOD0 fractional divide value.

### 12.1.4 R3 Register (Address = 0x3) [reset = 0x1801]

R3 is shown in [表 12-6](#).

Return to the [Summary Table](#).

**表 12-6. R3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:9	FOD1_N_DIV	R/W	0x0C	Integer Ratio of BAW frequency to FOD1 frequency.
8	CH1_FOD_SEL	R/W	0x0	Selects the FOD to use as the input source for Channel Divider 1. 0h: FOD0. 1h: FOD1.
7	CH1_EDGE_COMB_EN	R/W	0x0	Selects between using one of the FODs or using the Edge Combiner as the input source for Channel Divider 1. Both CH0_EDGE_COMB_EN and CH1_EDGE_COMB_EN must be set to '1' for the edge combiner to be enabled. 0h: FOD input 1h: Edge Combiner input
6	OUT1_DISABLE_STATE	R/W	0x0	When OUT1 is disabled, this bit selects whether the OUT1_P and OUT1_N pins are forced to GND or tri-state. 0h: Forced to GND on disable. 1h: Tri-state on disable.

表 12-6. R3 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5	OUT0_DISABLE_STATE	R/W	0x0	When OUT0 is disabled, this bit selects whether the OUT0_P and OUT0_N pins are forced to GND or tri-state. 0h: Forced to GND on disable. 1h: Tri-state on disable.
4	CH0_FOD_SEL	R/W	0x0	Selects the FOD to use as the input source for Channel Divider 0. 0h: FOD0. 1h: FOD1.
3	CH0_EDGE_COMB_EN	R/W	0x0	Selects between using one of the FODs or using the Edge Combiner as the input source for Channel Divider 0. Both CH0_EDGE_COMB_EN and CH1_EDGE_COMB_EN must be set to '1' for the edge combiner to be enabled. 0h: FOD input 1h: Edge Combiner input
2:0	CH0_DIV	R/W	0x1	Divider value for Channel Divider 0. 0h: Channel Divider disabled. 1h: FOD / 2 2h: FOD / 4 3h: FOD / 6 4h: FOD / 8 5h: FOD / 10 6h: FOD / 20 7h: FOD / 40

**12.1.5 R4 Register (Address = 0x4) [reset = 0x0000]**

R4 is shown in 表 12-7.

Return to the [Summary Table](#).

表 12-7. R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	Reserved	R	0x0	Reserved
14:2	SSC_STEPS	R/W	0x0000	Number of steps in each segment of the triangular profile for SSC. See <a href="#">Spread Spectrum Clocking</a> for instructions to calculate this value.
1	SSC_MOD_TYPE	R/W	0x0	Selects between down-spread or center-spread modulation for custom SSC configurations. 0h: Down-spread modulation. 1h: Center-spread modulation.
0	SSC_EN	R/W	0x0	Enable SSC. 0h: SSC Disabled. 1h: SSC Enabled.

**12.1.6 R5 Register (Address = 0x5) [reset = 0x0000]**

R5 is shown in 表 12-8.

Return to the [Summary Table](#).

表 12-8. R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	SSC_STEP_SIZE	R/W	0x0000	Numerator increment value per step for SSC. See <a href="#">Spread Spectrum Clocking</a> for instructions to calculate this value.



### 12.1.7 R6 Register (Address = 0x6) [reset = 0x2AA0]

R6 is shown in [表 12-9](#).

Return to the [Summary Table](#).

**表 12-9. R6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:13	CH1_DIV	R/W	0x1	Divider value for Channel Divider 1. 0h: Channel Divider disabled. 1h: FOD / 2 2h: FOD / 4 3h: FOD / 6 4h: FOD / 8 5h: FOD / 10 6h: FOD / 20 7h: FOD / 40
12:5	FOD1_NUM[23:16]	R/W	0x55	High byte of the FOD1 fractional divide value.
4:3	OUT0_SLEW_RATE	R/W	0x0	Slew rate control for OUT0. Only applies to differential output formats. 0h: Between 2.3 and 3.4 V/ns. 1h: Between 2.0 and 3.0 V/ns. 2h: Between 1.7 and 2.7 V/ns. 3h: Between 1.4 and 2.5 V/ns.
2:0	OUT0_FMT	R/W	0x0	Selects the output format for OUT0. 0h: LP-HCSL 100 $\Omega$ Termination. 1h: LP-HCSL 85 $\Omega$ Termination. 2h: AC-coupled LVDS. 3h: DC-coupled LVDS. 4h: LVCMOS, OUTx_P enabled, OUTx_N disabled. 5h: LVCMOS, OUTx_P disabled, OUTx_N enabled. 6h: LVCMOS, OUTx_P enabled, OUTx_N enabled, 180 degrees out of phase. 7h: LVCMOS, OUTx_P enabled, OUTx_N enabled, OUTx_P and OUTx_N in phase.

### 12.1.8 R7 Register (Address = 0x7) [reset = 0x6503]

R7 is shown in [表 12-10](#).

Return to the [Summary Table](#).

**表 12-10. R7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	Reserved	R	0x0	Reserved
14:13	REF_CTRL_PIN_FUNC	R/W	0x3	Sets the function of the REF_CTRL pin. 0h: REF_CTRL pin disabled, pulled to GND. 1h: REF_CTRL pin disabled, tri-state. 2h: REF_CTRL pin functions as an additional LVCMOS REF_CLK output. 3h: REF_CTRL pin functions as "clock ready" signal.
12:11	REF_CLK_DIV	R/W	0x0	REF_CLK output divisor value when REF_CTRL is used as REF_CLK. 0h: REF_CLK disabled. 1h: FOD / 2. 2h: FOD / 4. 3h: FOD / 8.
10	Reserved	R/W	0x1	Reserved. Do not write any value other than '1' to this field.

表 12-10. R7 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
9	REF_CLK_FOD_SEL	R/W	0x0	Select the FOD used to generate the REF_CLK output. 0h: FOD0. 1h: FOD1.
8	OUT1_EN	R/W	0x1	Output Enable bit for OUT1. 0h: OUT1 is disabled. 1h: OUT1 is enabled.
7	OUT1_CH_SEL	R/W	0x0	Selects the source for OUT1. If the Edge Combiner is enabled, then this bit is ignored. 0h: OUT1 is sourced from Channel Divider 0. 1h: OUT1 is sourced from Channel Divider 1.
6:5	OUT1_SLEW_RATE	R/W	0x0	Slew rate control for OUT01 Only applies to differential output formats. 0h: Between 2.3 and 3.4 V/ns. 1h: Between 2.0 and 3.0 V/ns. 2h: Between 1.7 and 2.7 V/ns. 3h: Between 1.4 and 2.5 V/ns.
4:2	OUT1_FMT	R/W	0x0	Selects the output format for OUT1. 0h: LP-HCSL 100-Ω Termination. 1h: LP-HCSL 85-Ω Termination. 2h: AC-coupled LVDS. 3h: DC-coupled LVDS. 4h: LVCMOS, OUTx_P enabled, OUTx_N disabled. 5h: LVCMOS, OUTx_P disabled, OUTx_N enabled. 6h: LVCMOS, OUTx_P enabled, OUTx_N enabled, 180 degrees out of phase. 7h: LVCMOS, OUTx_P enabled, OUTx_N enabled, OUTx_P and OUTx_N in phase.
1	OUT0_EN	R/W	0x1	Output Enable bit for OUT0. 0h: OUT0 is disabled. 1h: OUT0 is enabled.
0	OE_PIN_POLARITY	R/W	0x1	OE pin polarity selection. This bit does not affect the polarity of the OUTx_EN bits, only the OE pin. 0h: OE is active high (OE tied to VDD enables outputs). 1h: OE is active low (OE tied to GND enables outputs).

**12.1.9 R8 Register (Address = 0x8) [reset = 0xC28F]**

R8 is shown in 表 12-11.

Return to the [Summary Table](#).

表 12-11. R8 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	FOD1_NUM[15:0]	R/W	0xC28F	Lower two bytes of the FOD1 fractional divide value.

**12.1.10 R9 Register (Address = 0x9) [reset = 0x0066]**

R9 is shown in 表 12-12.

Return to the [Summary Table](#).

**表 12-12. R9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:12	OTP_ID	R/W	0x0	Configurable field for identifying the OTP configuration. Can be used in I2C mode as a 4-bit spare field.
11:9	SSC_CONFIG_SEL	R/W	0x0	SSC modulation configuration. If center-spread modulation is desired, then custom SSC configuration is required. Four pre-configured down-spread modulation depths are also available - other modulation depths require custom SSC configuration. 0h: Custom SSC Configuration - see <a href="#">Spread Spectrum Clocking</a> for details on creating a custom configuration. 1h: –0.10% pre-configured down-spread. 2h: –0.25% pre-configured down-spread. 3h: –0.30% pre-configured down-spread. 4h: –0.50% pre-configured down-spread. All other values: Reserved
8	OUT_FMT_SRC_SEL	R/W	0x0	Forces the FMT_ADDR pin to override the output format register settings in OTP Mode. When in I2C mode, the FMT_ADDR pin is never used for this purpose. 0h: FMT_ADDR pin is ignored in OTP mode. 1h: FMT_ADDR pin overrides the register settings. The output format is LP-HCSL, and the termination resistor values are based on the FMT_ADDR pin state on start-up.
7:4	OUT1_LPHSCL_A MP_SEL	R/W	0x6	OUT1 output swing level when using LP-HCSL output format. 0h: 625 mV. 1h: 647 mV. 2h: 668 mV. 3h: 690 mV. 4h: 712 mV. 5h: 733 mV. 6h: 755 mV. 7h: 777 mV. 8h: 798 mV. 9h: 820 mV. Ah: 842 mV. Bh: 863 mV. Ch: 885 mV. Dh: 907 mV. Eh: 928 mV. Fh: 950 mV.

表 12-12. R9 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
3:0	OUT0_LPHSCL_A MP_SEL	R/W	0x6	OUT0 output swing level when using LP-HCSL output format. 0h: 625 mV. 1h: 647 mV. 2h: 668 mV. 3h: 690 mV. 4h: 712 mV. 5h: 733 mV. 6h: 755 mV. 7h: 777 mV. 8h: 798 mV. 9h: 820 mV. Ah: 842 mV. Bh: 863 mV. Ch: 885 mV. Dh: 907 mV. Eh: 928 mV. Fh: 950 mV.

## 12.1.11 R10 Register (Address = 0xA) [reset = 0x0010]

R10 is shown in 表 12-13.

Return to the [Summary Table](#).

表 12-13. R10 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	PUP_DTC_GAIN_C AL_EN	R/W	0x0	Writing a '1' to this bit enables gain calibration on power up. This is recommended for applications where the clock frequencies differ from the default settings.
14:11	PROD_REVID	R	0x0	Product revision identifier.
10	CLK_READY	R	0x0	CLK_READY status. The REF_CTRL pin mirrors this status signal when the pin functions as a "clock ready" signal.
9	CRC_ERROR	R	0x0	This bit indicates if there was a CRC error when programming the EFUSE of the device. If this bit is a '1', then an error has occurred. Outside of EFUSE programming, this bit can be ignored.
8	RB_PIN_15	R	0x0	Readback of the REF_CTRL pin.
7	RB_PIN_4	R	0x0	Readback of the OTP_SEL1/SDA pin.
6	RB_PIN_3	R	0x0	Readback of the OTP_SEL0/SCL pin.
5	RB_PIN_2	R	0x0	Readback of the FMT_ADDR pin.
4	DEV_IDLE_STATE_ SEL	R/W	0x1	This bit controls the behavior of the device when both outputs are disabled. Placing the device into a low-power state is not recommended for PCIe applications, as the time to re-enable the clocks is extended. 0h: When both outputs are disabled, the outputs are muted, and the device is placed into a low-power state. 1h: When both outputs are disabled, the outputs are muted. The device does not enter a low-power state.
3	Reserved	R/W	0x0	Reserved. Only write '0' to this bit.
2	Reserved	R/W	0x0	Reserved. Only write '0' to this bit.
1	PDN	R/W	0x0	Writing a '1' to this bit forces a power down all analog logic blocks.
0	Reserved	R/W	0x0	Reserved. Only write '0' to this bit.

### 12.1.12 R11 Register (Address = 0xB) [reset = 0x0000]

R11 is shown in [表 12-14](#).

Return to the [Summary Table](#).

**表 12-14. R11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:9	Reserved	R/W	0x0	Reserved
8:1	SPARE	R/W	0x0	This field functions as a spare byte.
0	DTC_GAIN_CAL_M ODE	R/W	0x0	Disables FODs not in use during gain calibration. 0h: Unused FOD is allowed to run during gain calibration. 1h: Unused FOD is disabled during gain calibration.

### 12.1.13 R12 Register (Address = 0xC) [reset = 0xE800]

R12 is shown in [表 12-15](#).

Return to the [Summary Table](#).

**表 12-15. R12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	I2C_ADDR_LSB_S EL	R/WL	0x1	I2C peripheral address source. 0h: I2C peripheral address comes entirely from the I2C_ADDR field. 1h: The two lowest bits of the I2C peripheral address come from the FMT_ADDR pin, all other bits come from R12[14:10].
14:8	I2C_ADDR	R/WL	0x68	I2C peripheral address. After writing to this field, the device responds to the new I2C address.
7:0	UNLOCK_PROTEC TED_REG	R/W	0x00	This field locks all registers from R13 onward, in addition to R12[15:8]. Registers R13 onward are largely device calibration registers, and must not have their contents modified. These registers can be read from normally regardless of the unlock status. 5Bh: Unlocks register writes for R12[15:8] and above. Any other value: R12[15:8] and above ignore all writes.

### 12.1.14 R27 Register (Address = 0x1B) [reset = 0x0000]

R27 is shown in [表 12-16](#).

Return to the [Summary Table](#).

**表 12-16. R27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	EFC_WDATA	R/WL	0x0000	EFUSE Controller Write Data. See <a href="#">One-Time Programming Sequence</a> for more details on using this register.

### 12.1.15 R28 Register (Address = 0x1C) [reset = 0x0000]

R28 is shown in [表 12-17](#).

Return to the [Summary Table](#).

**表 12-17. R28 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	Reserved	R/WL	0x0	Reserved
14	Reserved	R/WL	0x0	Reserved
13	Reserved	R/WL	0x0	Reserved
12	EFC_READY	R	0x0	Indicates that the EFUSE Controller is ready for read/write operations

表 12-17. R28 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
11:6	EFC_ERROR	R	0x0	EFUSE Controller error status indicator
5:0	EFC_ADDR	R/WL	0x0	EFUSE Controller Address

**12.1.16 R32 Register (Address = 0x20) [reset = 0x0000]**

R32 is shown in 表 12-18.

Return to the [Summary Table](#).

表 12-18. R32 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	EFC_DUMP_L	R/W	0x0000	Lower 16 bits of readback from the device EFUSE.

**12.1.17 R33 Register (Address = 0x21) [reset = 0x0000]**

R33 is shown in 表 12-19.

Return to the [Summary Table](#).

表 12-19. R33 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	EFC_DUMP_H	R/W	0x0000	Upper 16 bits of readback from the device EFUSE.

**12.1.18 R146 Register (Address = 0x92) [reset = 0x0000]**

R146 is shown in 表 12-20.

Return to the [Summary Table](#).

表 12-20. R146 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	Reserved	R/WL	0x0	Reserved. Only write '0' to these bits.
12:5	DTC1_GAIN_RT	R/WL	0x00	Room temperature gain calibration code for FOD0. This must be averaged with DTC2_GAIN_RT when using the edge combiner.
4:0	DTC1_GAIN_DELTA_CT	R/WL	0x00	Cold temperature gain calibration code for FOD0. This must be averaged with DTC2_GAIN_DELTA_CT when using the edge combiner.

**12.1.19 R147 Register (Address = 0x93) [reset = 0x0000]**

R147 is shown in 表 12-21.

Return to the [Summary Table](#).

表 12-21. R147 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	Reserved	R/WL	0x00	Reserved. Only write '0' to these bits.
13:8	DTC2_GAIN_DELTA_CT	R/WL	0x00	Cold temperature gain calibration code for FOD1. This must be averaged with DTC1_GAIN_DELTA_CT when using the edge combiner.
7:0	DTC1_GAIN_DELTA_HT	R/WL	0x00	Hot temperature gain calibration code for FOD0. This must be averaged with DTC2_GAIN_DELTA_HT when using the edge combiner.

**12.1.20 R148 Register (Address = 0x94) [reset = 0x0000]**

R148 is shown in 表 12-22.

Return to the [Summary Table](#).

**表 12-22. R148 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:14	Reserved	R/WL	0x0	Reserved. Only write '0' to these bits.
13:8	DTC2_GAIN_DELTA_HT	R/WL	0x00	Hot temperature gain calibration code for FOD1. This must be averaged with DTC1_GAIN_DELTA_HT when using the edge combiner.
7:0	DTC2_GAIN_RT	R/WL	0x00	Room temperature gain calibration code for FOD1. This must be averaged with DTC1_GAIN_RT when using the edge combiner.

#### 12.1.21 R238 Register (Address = 0xEE) [reset = 0x0000]

R246 is shown in [表 12-23](#).

Return to the [Summary Table](#).

**表 12-23. R246 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	BAWFREQ_OFFSET_FIXEDLUT	R/WL	0x0000	Offset value from 2467 MHz for the BAW frequency. Signed 16-bit integer value. Each bit of this fields corresponds to 128 ppm of frequency deviation. <b>This field varies from part to part.</b> This field is for calculation purposes only, the device does not use this register for any internal calculation. Do <b>NOT</b> write to this field.

### 13 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
November 2023	*	Initial Release

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






**RER0016A**

## PACKAGE OUTLINE

**TQFN - 1.2 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

**EXAMPLE BOARD LAYOUT****RER0016A****TQFN - 1.2 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
 EXPOSED METAL SHOWN  
 SCALE:25X



4229122/A 10/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**RER0016A**

**TQFN - 1.2 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 14.1 Package Option Addendum


### Packaging Information

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking
LMK3H0102RE RR	PRE_PROD	TQFN	RER	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 68 HR	-40 to 85	PLMK3H
LMK3H0102RE RT	PRE_PROD	TQFN	RER	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 68 HR	-40 to 85	PLMK3H


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 14.2 Tape and Reel Information




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK3H0102RERR	TQFN	RER	16	3000	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)
LMK3H0102RERT	TQFN	RER	16	250	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)	(TBD)

## TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK3H0102RERR	TQFN	RER	16	3000	(TBD)	(TBD)	(TBD)
LMK3H0102RERT	TQFN	RER	16	250	(TBD)	(TBD)	(TBD)

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PLMK3H0102RERT	ACTIVE	TQFN	RER	16	250	TBD	Call TI	Call TI	-40 to 85		<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated