

# INA118 高精度、低消費電力計装アンプ

## 1 特長

- このデバイスには新しいバージョン [INA818](#) が存在します
- 低いオフセット電圧:  $50\mu\text{V}$  (最大値)
- 低いドリフト:  $0.5\mu\text{V}/^\circ\text{C}$  (最大値)
- 低い入力バイアス電流:  $5\text{nA}$  (最大値)
- 高い CMR:  $110\text{dB}$  (最小値)
- $\pm 40\text{V}$ までの入力保護
- 広い電源電圧範囲:  $\pm 2.25\sim\pm 18\text{V}$
- 低い静止電流:  $350\mu\text{A}$
- パッケージ: 8 ピンのプラスチック DIP、SO-8

## 2 アプリケーション

- 圧力トランスミッタ
- 温度トランスミッタ
- 重量計
- 心電図 (ECG)
- アナログ入力モジュール
- データ・アクイジション (DAQ)

## 3 概要

INA118 は、精度の優れた低消費電力の汎用計装アンプです。本デバイスは、用途が広い 3 オペアンプ設計を探用しており、サイズが小型であるため、広範なアプリケーションに非常に適しています。電流帰還入力回路により、高いゲインでも広い帯域幅が得られます ( $G = 100$  で  $70\text{kHz}$ )。

1 個の外付け抵抗で、 $1\sim 10000$  の任意のゲインを設定できます。内部入力保護機能は、損傷なしに  $\pm 40\text{V}$  まで耐えられます。

INA118 はレーザー・トリムにより、低いオフセット電圧 ( $50\mu\text{V}$ )、ドリフト係数 ( $0.5\mu\text{V}/^\circ\text{C}$ )、高い同相信号除去比 ( $G = 1000$  で  $110\text{dB}$ ) を実現しています。INA118 は、最低  $\pm 2.25\text{V}$  の電源で動作し、静止電流がわずか  $350\mu\text{A}$  であるため、バッテリ動作システムに非常に適しています。


INA118 は 8 ピンのプラスチック DIP および SO-8 表面実装パッケージで供給され、 $-40^\circ\text{C}\sim+85^\circ\text{C}$  の温度範囲で動作が規定されています。

アップグレードされた [INA818](#) は、同じ静止電流で、より低い入力段オフセット電圧 (最大  $35\mu\text{V}$ )、入力バイアス電流 (最大  $0.5\text{nA}$ )、ノイズ ( $8\text{nV}/\sqrt{\text{Hz}}$ ) を実現しています。テキサス・インストルメンツの高精度計装アンプのラインナップについては、「[デバイス比較表](#)」を参照してください。

### パッケージ情報

部品番号	パッケージ (1)	本体サイズ (公称)
INA118	SOIC (8)	$3.91\text{mm} \times 4.90\text{mm}$
	PDIP (8)	$6.35\text{mm} \times 9.81\text{mm}$

(1) 利用可能なすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。



概略回路図



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照ください。

## Table of Contents

1 特長.....	1	8.3 Feature Description.....	13
2 アプリケーション.....	1	8.4 Device Functional Modes.....	13
3 概要.....	1	9 アプリケーションと実装.....	14
4 Revision History.....	2	9.1 アプリケーション情報.....	14
5 Device Comparison Table.....	4	9.2 Typical Application.....	14
6 Pin Configuration and Functions.....	4	9.3 Power Supply Recommendations.....	17
7 Specifications.....	5	9.4 Layout.....	19
7.1 絶対最大定格.....	5	10 Device and Documentation Support.....	21
7.2 ESD Ratings.....	5	10.1 Device Support.....	21
7.3 Recommended Operating Conditions.....	5	10.2 Receiving Notification of Documentation Updates.....	21
7.4 Thermal Information.....	5	10.3 サポート・リソース.....	21
7.5 Electrical Characteristics.....	6	10.4 Trademarks.....	21
7.6 Typical Characteristics.....	8	10.5 Electrostatic Discharge Caution.....	21
8 Detailed Description.....	12	10.6 Glossary.....	21
8.1 Overview.....	12	11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram.....	12	Information.....	21

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (April 2019) to Revision C (September 2022)	Page
• ドキュメント全体を通して、最小電源電圧を $\pm 1.35V$ から $\pm 2.25V$ に、また $2.7V$ から $4.5V$ に変更.....	1
• 「アプリケーション」セクションを <a href="http://www.tij.co.jp">www.tij.co.jp</a> の最新の最終製品にリンクするよう変更.....	1
• 「概略回路図」の抵抗を $60k\Omega$ から $40k\Omega$ に変更.....	1
• Changed minimum and maximum input common-mode voltage from $V^- + 1.1 V$ and $V^+ - 1 V$ to $V^- + 2 V$ and $V^+ - 2 V$ respectively in <i>Recommended Operating Conditions</i> .....	5
• Changed minimum and maximum ambient temperature from $-55^\circ C$ and $+150^\circ C$ to $-40^\circ C$ and $+125^\circ C$ respectively in <i>Recommended Operating Conditions</i> .....	5
• Added $V_{CM} = 0 V$ to test conditions below title in <i>Electrical Characteristics</i> .....	6
• Changed input offset voltage vs temperature test condition from $T_A = T_{MIN}$ to $T_{MAX}$ to $T_A = -40^\circ C$ to $+85^\circ C$ in <i>Electrical Characteristics</i> .....	6
• Changed input offset voltage vs power supply test condition from $V_S = \pm 1.35 V$ to $\pm 18 V$ to $V_S = \pm 2.25 V$ to $\pm 18 V$ in <i>Electrical Characteristics</i> .....	6
• Changed high-side linear input voltage range from $(V^+) - 1 V$ minimum and $(V^+) - 0.65 V$ typical to $(V^+) - 2 V$ minimum and $(V^+) - 1.4 V$ typical in <i>Electrical Characteristics</i> .....	6
• Changed low-side linear input voltage range from $(V^-) + 1.1 V$ minimum and $(V^-) + 0.95 V$ typical to $(V^-) + 2 V$ minimum and $(V^-) + 1.2 V$ typical in <i>Electrical Characteristics</i> .....	6
• Added test condition of $T_A = -40^\circ C$ to $+85^\circ C$ to bias current vs temperature and offset current vs temperature in <i>Electrical Characteristics</i> .....	6
• Added test condition of $T_A = -40^\circ C$ to $+85^\circ C$ to gain vs temperature and $50-k\Omega$ resistance vs temperature in <i>Electrical Characteristics</i> .....	6
• Changed single supply output voltage test condition from $V_S = 2.7 V/0 V$ to $V^+ = 4.5 V$ , $V^- = 0 V$ in <i>Electrical Characteristics</i> .....	6
• Deleted power supply voltage range specification from <i>Electrical Characteristics</i> .....	6
• Deleted temperature range specifications from <i>Electrical Characteristics</i> .....	6
• Changed Figures 7-3, 7-4, 7-5, 7-6, 7-7, 7-8, 7-11, 7-12, 7-18, 7-19, and 7-20 in <i>Typical Characteristics</i> .....	8
• Changed FET transistor input current limit from approximately 1.5-5 mA to 6 mA in <i>Overview</i> .....	12
• Deleted internal node equations in <i>Overview</i> and <i>Functional Block Diagram</i> .....	12
• Changed schematic in <i>Functional Block Diagram</i> .....	12
• Changed linear input voltage range in <i>Input Common-Mode Range and Single-Supply Operation</i> .....	13
• Changed FET transistor input current limit from approximately 1.5-5 mA to 6 mA in <i>Input Protection</i> .....	13
• Changed resistors in Figure 9-1 from $60 k\Omega$ to $40 k\Omega$ in <i>Typical Application</i> .....	14

- Changed Figure 10-5 to use a 5-V supply voltage..... [19](#)

---

<b>Changes from Revision A (January 2016) to Revision B (April 2019)</b>	<b>Page</b>
--	-------------

- |                                       |                   |
|---------------------------------------|-------------------|
| • アップグレードされた新しい INA818 に関する情報を追加..... | <a href="#">1</a> |
| • Added Device Comparison Table ..... | <a href="#">4</a> |

---

<b>Changes from Revision * (September 2000) to Revision A (January 2016)</b>	<b>Page</b>
--	-------------

- |  |                   |
|--|-------------------|
| • 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加..... | <a href="#">1</a> |
|--|-------------------|

## 5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
<a href="#">INA818</a>	35- $\mu$ V Offset, 0.4- $\mu$ V/ $^{\circ}$ C $V_{OS}$ Drift, 8-nV/ $\sqrt{Hz}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / RG$	1, 8
<a href="#">INA819</a>	35- $\mu$ V Offset, 0.4- $\mu$ V/ $^{\circ}$ C $V_{OS}$ Drift, 8-nV/ $\sqrt{Hz}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / RG$	2, 3
<a href="#">INA821</a>	35- $\mu$ V Offset, 0.4- $\mu$ V/ $^{\circ}$ C $V_{OS}$ Drift, 7-nV/ $\sqrt{Hz}$ Noise, High-Bandwidth, Precision Instrumentation Amplifier	$G = 1 + 49.4 \text{ k}\Omega / RG$	2, 3
<a href="#">INA828</a>	50- $\mu$ V Offset, 0.5- $\mu$ V/ $^{\circ}$ C $V_{OS}$ Drift, 7-nV/ $\sqrt{Hz}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / RG$	1, 8
<a href="#">INA333</a>	25- $\mu$ V $V_{OS}$ , 0.1- $\mu$ V/ $^{\circ}$ C $V_{OS}$ Drift, 1.8-V to 5-V, RRO, 50- $\mu$ A $I_Q$ , chopper-stabilized INA	$G = 1 + 100 \text{ k}\Omega / RG$	1, 8
<a href="#">PGA280</a>	20-mV to $\pm$ 10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to $\pm$ 18 V	Digital programmable	N/A
<a href="#">INA159</a>	$G = 0.2 \text{ V}$ Differential Amplifier for $\pm$ 10-V to 3-V and 5-V Conversion	$G = 0.2 \text{ V}/V$	N/A
<a href="#">PGA112</a>	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A

## 6 Pin Configuration and Functions




図 6-1. P (8-Pin PDIP) and D (8-Pin SOIC) Packages, Top View

表 6-1. Pin Functions

NO.	PIN	TYPE	DESCRIPTION
	NAME		
1	$R_G$	—	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.
2	$V^-_{IN}$	Input	Negative input
3	$V^+_{IN}$	Input	Positive input
4	$V^-$	Power	Negative supply
5	Ref	Input	Reference input. This pin must be driven by low impedance or connected to ground.
6	$V_O$	Output	Output
7	$V^+$	Power	Positive supply
8	$R_G$	—	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.

## 7 Specifications

### 7.1 絶対最大定格

自由気流での動作温度範囲内 (特に記述のない限り) <sup>(1)</sup>

		最小値	最大値	単位
	電源電圧		±18	V
	アナログ入力電圧		±40	V
	出力のグランドへの短絡	連続		
	動作温度範囲	-40	125	°C
	接合部温度		150	°C
	リード温度 (半田付け、10 秒)		300	°C
T <sub>stg</sub>	保存温度	-40	125	°C

(1) 絶対最大定格を上回るストレスが加わった場合、デバイスに永続的な損傷が発生する可能性があります。これはストレスの定格のみについて示してあり、このデータシートのセクション 7.3 に示された値を超える状態で本製品が正常に動作することを暗黙的に示すものではありません。絶対最大定格の状態に長時間置くと、本製品の信頼性に影響を与えることがあります。

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S</sub>	Power supply	±2.25	±15	±18	V
	Input common-mode voltage (for V <sub>O</sub> = 0 V)	V <sup>-</sup> + 2		V <sup>+</sup> - 2	V
T <sub>A</sub>	Ambient temperature	-40		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA118		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	115	48	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	62	37	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	59	25	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	14	14	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	58	25	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 7.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15 \text{ V}$ ,  $V_{CM} = 0 \text{ V}$ , and  $R_L = 10 \text{ k}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT</b>						
Offset voltage, RTI	Initial	$T_A = 25^\circ\text{C}$	INA118PB, UB	$\pm 10 \pm 50 / \text{G}$	$\pm 50 \pm 500 / \text{G}$	$\mu\text{V}$
	vs Temperature	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	INA118P, U	$\pm 25 \pm 100 / \text{G}$	$\pm 125 \pm 1000 / \text{G}$	
	vs Power supply	$V_S = \pm 2.25 \text{ V} \text{ to } \pm 18 \text{ V}$	INA118PB, UB	$\pm 0.2 \pm 2 / \text{G}$	$\pm 0.5 \pm 20 / \text{G}$	$\mu\text{V}/^\circ\text{C}$
			INA118P, U	$\pm 0.2 \pm 5 / \text{G}$	$\pm 1 \pm 20 / \text{G}$	
Long-term stability				$\pm 1 \pm 10 / \text{G}$	$\pm 5 \pm 100 / \text{G}$	$\mu\text{V}/\text{V}$
				$\pm 1 \pm 10 / \text{G}$	$\pm 10 \pm 100 / \text{G}$	
Impedance	Differential		INA118PB, UB	$\pm 0.4 \pm 5 / \text{G}$		$\mu\text{V}/\text{mo}$
	Common-mode		INA118P, U			
	Linear input voltage			$(V^+) - 2$	$(V^+) - 1.4$	$\text{V}$
				$(V^-) + 2$	$(V^-) + 1.2$	
Safe input voltage					$\pm 40$	$\text{V}$
Common-mode rejection	$V_{CM} = \pm 10 \text{ V}$ , $\Delta R_S = 1 \text{ k}\Omega$ , $G = 1$	INA118PB, UB	80	90		$\text{dB}$
		INA118P, U	73	90		
	$V_{CM} = \pm 10 \text{ V}$ , $\Delta R_S = 1 \text{ k}\Omega$ , $G = 10$	INA118PB, UB	97	110		
		INA118P, U	89	110		
	$V_{CM} = \pm 10 \text{ V}$ , $\Delta R_S = 1 \text{ k}\Omega$ , $G = 100$	INA118PB, UB	107	120		
		INA118P, U	98	120		
	$V_{CM} = \pm 10 \text{ V}$ , $\Delta R_S = 1 \text{ k}\Omega$ , $G = 1000$	INA118PB, UB	110	125		
		INA118P, U	100	125		
	Bias current	INA118PB, UB		$\pm 1$	$\pm 5$	$\text{nA}$
		INA118P, U		$\pm 1$	$\pm 10$	
Bias current drift	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			$\pm 40$		$\text{pA}/^\circ\text{C}$
Offset current		INA118PB, UB		$\pm 1$	$\pm 5$	$\text{nA}$
		INA118P, U		$\pm 1$	$\pm 10$	
Offset current drift	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			$\pm 40$		$\text{pA}/^\circ\text{C}$
Noise voltage, RTI	$G = 1000$ , $R_S = 0 \Omega$	$f = 10 \text{ Hz}$		11		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100 \text{ Hz}$		10		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1 \text{ kHz}$		10		$\text{nV}/\sqrt{\text{Hz}}$
		$f_B = 0.1 \text{ Hz} \text{ to } 10 \text{ Hz}$		0.28		$\mu\text{Vp-p}$
Noise current		$f = 10 \text{ Hz}$		2		$\text{pA}/\sqrt{\text{Hz}}$
		$f = 1 \text{ kHz}$		0.3		
		$f_B = 0.1 \text{ Hz} \text{ to } 10 \text{ Hz}$		80		$\text{pAp-p}$
<b>GAIN</b>						
Gain equation				$1 + (50 \text{ k}\Omega / R_G)$		$\text{V/V}$
Gain			1		10000	$\text{V/V}$
Gain error	$G = 1$			$\pm 0.01\%$	$\pm 0.024\%$	$\text{ppm}/^\circ\text{C}$
	$G = 10$			$\pm 0.02\%$	$\pm 0.4\%$	
	$G = 100$			$\pm 0.05\%$	$\pm 0.5\%$	
	$G = 1000$			$\pm 0.5\%$	$\pm 1\%$	
Gain drift	$G = 1$ , $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			$\pm 1$	$\pm 10$	
50-k $\Omega$ resistance drift <sup>(1)</sup>	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			$\pm 25$	$\pm 100$	$\text{ppm}/^\circ\text{C}$
Nonlinearity	$G = 1$			$\pm 0.0003$	$\pm 0.001$	$\% \text{ of FSR}$
	$G = 10$			$\pm 0.0005$	$\pm 0.002$	
	$G = 100$			$\pm 0.0005$	$\pm 0.002$	
	$G = 1000$			$\pm 0.002$	$\pm 0.01$	

## 7.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$ ,  $V_{CM} = 0\text{ V}$ , and  $R_L = 10\text{ k}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT</b>					
Voltage:	Positive $R_L = 10\text{ k}\Omega$	$(V^+) - 1$	$(V^+) - 0.8$		V
	Negative $R_L = 10\text{ k}\Omega$	$(V^-) + 0.35$	$(V^-) + 0.2$		
	Single supply high $V^+ = 4.5\text{ V}$ , $V^- = 0\text{ V}$ <sup>(2)</sup> , $R_L = 10\text{ k}\Omega$	1.8	2		
	Single supply low $V^+ = 4.5\text{ V}$ , $V^- = 0\text{ V}$ <sup>(2)</sup> , $R_L = 10\text{ k}\Omega$	60	35		mV
Load capacitance stability			1000		pF
Short circuit current			+5/-12		mA
<b>FREQUENCY RESPONSE</b>					
Bandwidth, $-3\text{ dB}$	G = 1	800			kHz
	G = 10	500			
	G = 100	70			
	G = 1000	7			
Slew rate	$V_O = \pm 10\text{ V}$ , G = 10	0.9			V/ $\mu$ s
Settling time, 0.01%	G = 1	15			$\mu$ s
	G = 10	15			
	G = 100	21			
	G = 1000	210			
Overload recovery	50% overdrive	20			$\mu$ s
<b>POWER SUPPLY</b>					
Current	$V_{IN} = 0\text{ V}$		$\pm 350$	$\pm 385$	$\mu$ A

(1) Temperature coefficient of the 50-k $\Omega$  term in the gain equation.

(2) Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.

## 7.6 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)




图 7-1. Gain vs Frequency




图 7-2. Common-Mode Rejection vs Frequency




图 7-3. Input Common-Mode Range vs Output Voltage




图 7-4. Input Common-Mode Range vs Output Voltage




图 7-5. Input Common-Mode Range vs Output Voltage




图 7-6. Input Common-Mode Range vs Output Voltage

## 7.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)




图 7-7. Positive Power Supply Rejection vs Frequency




图 7-8. Negative Power Supply Rejection vs Frequency




图 7-9. Input-Referred Noise Voltage vs Frequency




图 7-10. Settling Time vs Gain




图 7-11. Quiescent Current and Slew Rate vs Temperature




图 7-12. Input Bias Current vs Input Overload Voltage

## 7.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)




图 7-13. Offset Voltage vs Warm-Up Time




图 7-14. Input Bias and Offset Current vs Temperature




图 7-15. Output Voltage Swing vs Output Current




图 7-16. Output Voltage Swing vs Power Supply Voltage




图 7-17. Output Current Limit vs Temperature





图 7-18. Maximum Output Swing vs Frequency

## 7.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)




## 8 Detailed Description

### 8.1 Overview

セクション 8.2 shows a simplified representation of the INA118 and provides insight into device operation. Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, thus preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 6 mA.

The differential input voltage is buffered by  $Q_1$  and  $Q_2$  and impressed across  $R_G$ , causing a signal current to flow through  $R_G$ ,  $R_1$ , and  $R_2$ . The output difference amp,  $A_3$ , removes the common-mode component of the input signal and refers the output signal to the Ref pin.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

The INA118 input sections use junction field effect transistors (JFET) connected to provide protection up to  $\pm 40$  V. The current-feedback architecture provides maximum bandwidth over the full range of gain settings.

## 8.4 Device Functional Modes

### 8.4.1 Noise Performance

The INA118 provides low noise in most applications. For differential source impedances less than 1 k $\Omega$ , the [INA103](#) may provide lower noise. For source impedances greater than 50 k $\Omega$ , the [INA111](#) FET-input instrumentation amplifier may provide lower noise.

The low-frequency noise of the INA118 is approximately 0.28  $\mu\text{V}_{\text{PP}}$ , measured from 0.1 Hz to 10 Hz ( $G \geq 100$ ). The INA118 provides dramatically improved noise performance when compared to state-of-the-art, chopper-stabilized amplifiers.

### 8.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA118 is from approximately 1.4-V less than the positive supply voltage to 1.2-V greater than the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A<sub>1</sub> and A<sub>2</sub>. Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage; see also [图 7-6](#).

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier is near zero. In this case, the output of the INA118 is near 0 V even though both inputs are overloaded.

### 8.4.3 Input Protection

The inputs of the INA118 are individually protected for voltages up to  $\pm 40$  V. For example, a condition of -40 V on one input and +40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 6 mA. [图 7-12](#) shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.

## 9 アプリケーションと実装

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 アプリケーション情報

INA118 は、非反転入力と反転入力に高い同相電圧がある場合でも、小さい差動電圧を測定します。同相信号除去比が高いため、広範なアプリケーションに適しています。リファレンス・ピンを設定することにより出力信号の機能を調整できるため、複数の構成に実用的な柔軟性が得られます。


### 9.2 Typical Application

図 9-1 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies can require decoupling capacitors close to the device pins, as shown. The output is referred to the output reference (Ref) pin, which is normally grounded. This connection must be low-impedance to maintain good common-mode rejection. A resistance of 12 Ω in series with the Ref pin causes a typical device to degrade to approximately 80-dB CMR ( $G = 1$ ).

図 9-1 depicts an input signal with a 5-mV, 1-kHz signal with a 1-V<sub>PP</sub> common-mode signal, a condition often observed in process-control systems. 図 9-2 depicts the output of the INA118 ( $G = 250$ ) depicting the clean recovered 1-kHz waveform.

DESIRED GAIN	R <sub>G</sub> (Ω)	NEAREST 1% R <sub>G</sub> (Ω)
1	NC	NC
2	50.00k	49.9k
5	12.50k	12.4k
10	5.556k	5.62k
20	2.632k	2.61k
50	1.02k	1.02k
100	505.1	511
200	251.3	249
500	100.2	100
1000	50.05	49.9
2000	25.01	24.9
5000	10.00	10
10000	5.001	4.99

NC: No Connection.



Also drawn in simplified form:




図 9-1. Basic Connections

## 9.2.1 Design Requirements

图 9-5 和 图 9-4 描绘了 INA118 在车间振动传感应用中的性能。工业过程控制系统经常涉及多个子系统的互连，因此地线环路经常遇到，并且通常不容易解决。仪表放大器的固有共模抑制使即使在存在地线环路电位的情况下也能进行准确的测量。

该典型应用在系统中测试时具有以下要求：

- 转换器信号  $\approx 5 \text{ mV}_{\text{PP}}$
- 转换器中心频率 = 1 kHz
- 共模信号（需要被拒绝）： $1 \text{ V}_{\text{PP}}$  at 60 Hz

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Setting the Gain

如图 1 所示，INA118 的增益由连接在引脚 1 和 8 之间的单个外部电阻  $R_G$  确定。

$$G = 1 + \frac{50 \text{ k}\Omega}{R_G} \quad (1)$$

常见使用的增益和电阻值如图 9-1 所示。

图 1 中 50-k $\Omega$  项来自  $A_1$  和  $A_2$  两个内部反馈电阻之和。这些芯片上的金属膜电阻通过激光修剪以获得绝对值。增益准确度和温度系数包括在 INA118 的增益准确度和漂移规范中。

外部增益设置电阻  $R_G$  的稳定性和温度漂移也会影响增益。从图 1 可以直接推断出  $R_G$  对增益准确度和漂移的影响。低电阻值对于高增益非常重要。插座会增加布线电阻，从而导致额外的增益误差（可能是一个不稳定的增益误差）在大约 100 或更高的增益时。


### 9.2.2.2 Dynamic Performance

图 7-1 显示，尽管静态电流较低，INA118 在高增益时仍能实现广泛的带宽。这一成就归功于 INA118 的电流反馈拓扑。调节时间在高增益时也保持出色。

INA118 展示了约 3-dB 峰值在 500 kHz 时的单位增益。这种峰值是由于电流反馈拓扑的结果，而不是不稳定性。与具有不良相位裕度的运放不同，响应的上升部分是可预测的 6-dB/octave，这是由于放大器响应中的一个零点。一个简单的极点在 300 kHz 或更低时会产生平坦的通带增益响应。

### 9.2.2.3 Offset Trimming

INA118 是激光修剪过的，具有低偏置电压和漂移。大多数应用不需要外部偏置调整。图 9-2 展示了一个可选的电路，用于修剪输出偏置电压。将应用于 Ref 引脚的电压与输出相加。运放缓冲器提供 Ref 引脚的低阻抗，以保留良好的共模抑制。




**图 9-2. Optional Trimming of Output Offset Voltage**

#### 9.2.2.4 Input Bias Current Return Path

The input impedance of the INA118 is extremely high at approximately  $10^{10} \Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is approximately  $\pm 5 \text{ nA}$ . High input impedance means that this input bias current changes very little with varying input voltage.


Input circuitry must provide a path for this input bias current for proper operation. [图 9-3](#) shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential which exceeds the common-mode range of the INA118, and the input amplifiers saturates.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in [图 9-3](#)). With higher source impedance, using two equal resistors provides a balanced input, with the possible advantages of lower input offset voltage due to bias current, and better high-frequency common-mode rejection.



**图 9-3. Providing an Input Common-Mode Current Path**

### 9.2.3 アプリケーション曲線



## 9.3 Power Supply Recommendations

### 9.3.1 Low-Voltage Operation

The INA118 operates on power supplies as low as  $\pm 2.25$  V. Performance of the INA118 remains excellent with power supplies ranging from  $\pm 2.25$  V to  $\pm 18$  V. Most parameters vary only slightly throughout this supply voltage range; see also [セクション 7.6](#). Operation at low supply voltage requires careful attention to make sure that the input voltages remain within the respective linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. [図 7-3](#) shows the range of linear operation for a various supply voltages and gains.





图 9-6. AC-Coupled Instrumentation Amplifier



ISA TYPE	MATERIAL	COEFFICIENT ( $\mu\text{V}/^\circ\text{C}$ )	$R_1, R_2$
E	+ Chromel – Constantan	58.5	66.5kΩ
J	+ Iron – Constantan	50.2	76.8kΩ
K	+ Chromel – Alumel	39.4	97.6kΩ
T	+ Copper – Constantan	38.0	102kΩ

图 9-7. Thermocouple Amplifier With Cold Junction Compensation




图 9-8. Differential Voltage to Current Converter





图 9-9. ECG Amplifier With Right-Leg Drive

### 9.3.2 Single-Supply Operation

The INA118 can be used on single power supplies of 4.5 V to 36 V. [图 9-10](#) shows a basic single-supply circuit. The output Ref pin is connected to ground. Zero differential input voltage demands an output voltage of 0 V (ground). The actual output voltage swing is limited to approximately 35-mV above ground, when the load is referred to ground as shown. [图 7-15](#) shows how the output voltage swing varies with output current.

With single supply operation,  $V^+_{IN}$  and  $V^-_{IN}$  must be 1.2-V greater than ground for linear operation. Connecting the inverting input to ground and measuring a voltage connected to the noninverting input is not possible.

To illustrate the issues affecting low-voltage operation, consider the circuit in [图 9-10](#), which shows the INA118 operating from a single 5-V supply. Depending on the desired gain, a resistor in series with the high side of the bridge can be required to make sure that the bridge output voltage is within the common-mode range of the amplifier inputs. See [图 7-5](#) for 5-V single supply operation.



NOTE: (1)  $R_1$  may be required to create proper common-mode voltage, for low voltage operation with certain gains — see text.

**图 9-10. Single-Supply Bridge Amplifier**

## 9.4 Layout

### 9.4.1 Layout Guidelines

TI always recommends paying attention to good layout practices. For best operational performance of the device, use good printed-circuit-board (PCB) layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS® relays to change the value of  $R_G$ , select the component so that the switch capacitance is as small as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, and of the individual device. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from  $V^+$  to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Keep the traces as short as possible.

#### 9.4.2 Layout Example




图 9-11. Layout Recommendation

## 10 Device and Documentation Support

### 10.1 Device Support

#### 10.1.1 Development Support

**表 10-1. Design Kits and Evaluation Modules**

NAME	PART NUMBER	TYPE
DIP adapter evaluation module	DIP-ADAPTER-EVM	Evaluation modules and boards
Universal instrumentation amplifier evaluation module	INAEVIM	Evaluation modules and boards

**表 10-2. Development Tools**

DESCRIPTION	PART NUMBER	TYPE
Analog engineer's calculator	ANALOG-ENGINEER-CALC	Calculation tool
TINA-TI™ software: SPICE-based analog simulation program	TINA-TI	Circuit design and simulation
PSpice® for TI design and simulation tool	PSPICE-FOR-TI	Circuit design and simulation

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

### 10.4 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.

PhotoMOS® is a registered trademark of Panasonic Corporation.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

### 10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA118P	ACTIVE	PDIP	P	8	50	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	INA118P	Samples
INA118PB	ACTIVE	PDIP	P	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA118P B	Samples
INA118U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples
INA118UB	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UB/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UBG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U B	Samples
INA118UG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA118U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA118U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
INA118P	P	PDIP	8	50	506	13.97	11230	4.32
INA118P	P	PDIP	8	50	506	13.97	11230	4.32
INA118PB	P	PDIP	8	50	506	13.97	11230	4.32
INA118PB	P	PDIP	8	50	506	13.97	11230	4.32
INA118U	D	SOIC	8	75	506.6	8	3940	4.32
INA118UB	D	SOIC	8	75	506.6	8	3940	4.32
INA118UBG4	D	SOIC	8	75	506.6	8	3940	4.32
INA118UG4	D	SOIC	8	75	506.6	8	3940	4.32


D0008A



# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Falls within JEDEC MS-001 variation BA.

## 重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#)やかかるTI製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用されるTIの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated